

# Intel<sup>®</sup> Open Source HD Graphics Programmers' Reference Manual (PRM)

#### **Volume 15: Graphics PCI Registers**

For the 2014-2015 Intel Atom<sup>™</sup> Processors, Celeron<sup>™</sup> Processors and Pentium<sup>™</sup> Processors based on the "Cherry Trail/Braswell" Platform (Cherryview/Braswell graphics)

June 2015, Revision 1.0



#### **Creative Commons License**

**You are free to Share** - to copy, distribute, display, and perform the work under the following conditions:

- **Attribution.** You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).
- **No Derivative Works.** You may not alter, transform, or build upon this work.

#### **Notices and Disclaimers**

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

\* Other names and brands may be claimed as the property of others.

**Copyright © 2015, Intel Corporation. All rights reserved.** 



### **Table of Contents**

GFX PCI Registers.....1



## **GFX PCI Registers**

Address Space	Address	Symbol	Name
PCI: 0/2/0	00000h	DID	Device ID and Vendor ID
PCI: 0/2/0	00004h	PCICMD_STS	PCI Command and Status
PCI: 0/2/0	00008h	RID_CC	Revision ID and Class Code
PCI: 0/2/0	0000Ch	HDR_CC	Header Type
PCI: 0/2/0	0000Ch	GTTMMADR_LSB	Base Graphics Translation Table and Memory Mapped Range
PCI: 0/2/0	00014h	GTTMMADR_MSB	Base Graphics Translation Table Modification and Memory Mapped Range
PCI: 0/2/0	00018h	GMADR_LSB	Graphics Aperture Location Masks
PCI: 0/2/0	0001Ch	GMADR_MSB	Graphics Aperture Location
PCI: 0/2/0	00020h	IOBAR	I/O Base Address
PCI: 0/2/0	0002Ch	SSID_SID	Subsystem ID
PCI: 0/2/0	00034h	CAPPOINT	Pointer to linked list of Capabilities for device
PCI: 0/2/0	0003Ch	INTRLINE	Interrupt Line Routing
PCI: 0/2/0	00050h	GGC	GMCH Graphics Control Register
PCI: 0/2/0	0005Ch	BDSM	Base address of Data Stolen DRAM Memory
PCI: 0/2/0	00060h	MSAC	Size of the Graphics Memory Aperture
PCI: 0/2/0	00070h	BGSM	Base of the GTT table in Gfx Stolen Memory
PCI: 0/2/0	00090h	MSI_CAPID_MC	Message Signaled Interrupts Capability ID and Control Register
PCI: 0/2/0	00094h	МА	Message Address
PCI: 0/2/0	00098h	MD	Message Data
PCI: 0/2/0	000A4h	AFLC	Advanced Features, Length and Capabilities
PCI: 0/2/0	000A8h	AFCTLSTS	Advanced Features Control and Status
PCI: 0/2/0	000B0h	VCID	Vendor Capability ID
PCI: 0/2/0	000B4h	VC	Vendor Capabilities
PCI: 0/2/0	000C4h	FD	Functional Disable
PCI: 0/2/0	000D0h	PMCAPID	Power Management Capabilities and ID
PCI: 0/2/0	000D4h	PMCS	Power Management Control Status
PCI: 0/2/0	000E0h	SWSMISCI	Software System Management Interrupt and System Control Interrupt Event Source and Trigger
PCI: 0/2/0	000E4h	ASLE	System Display Event Register
PCI: 0/2/0	000FCh	ASLS	Advanced Configuration and Power Interface Source Language Storage