Intel® HD Graphics OpenSource PRM

Volume 1 Part 3: Graphics Core – Memory Interface and Commands Render Engine

For the all new 2010 Intel Core Processor Family Programmer's Reference Manual (PRM)

February 2010

Revision 1.0





You are free:

to Share -- to copy, distribute, display, and perform the work

Under the following conditions:

Attribution. You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).

No Derivative Works. You may not alter, transform, or build upon this work.

You are not obligated to provide Intel with comments or suggestions regarding this document. However, should you provide Intel with comments or suggestions for the modification, correction, improvement, or enhancement of: 9a) this document; or (b) Intel products, which may embody this document, you grant to Intel a non-exclusive, irrevocable, worldwide, royalty-free license, with the right to sublicense Intel's licensees and customers, under Recipient intellectual property rights, to use and disclose such comments and suggestions in any manner Intel chooses and to display, perform, copy, make, have made, use, sell, and otherwise dispose of Intel's and its sublicensee's products embodying such comments and suggestions in any manner and via any media Intel chooses, without reference to the source.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Sandy Bridge chipset family, Havendale/Auburndale chipset family, Intel® 965 Express Chipset Family, Intel® G35 Express Chipset, and Intel® 965GMx Chipset Mobile Family Graphics Controller may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

I2C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel. Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2010, Intel Corporation. All rights reserved.



Contents

1.1 Re	gisters in Render Engine	5
1.1.1	Introduction	
1.1.2	Virtual Memory Control	6
1.1.3	Probe List Registers	9
1.1.4	Mode and Misc Ctrl Registers	
1.1.5	RINGBUF — Ring Buffer Registers	26
1.1.6	Watchdog Timer Registers	32
1.1.7	Interrupt Control Registers	34
1.1.8	Logical Context Support	42
1.1.9	Pipelines Statistics Counter Registers	
1.1.10	Predicate Render Registers	55
1.1.11	AUTO_DRAW Registers	57
1.1.12	MMIO Registers for GPGPU Indirect Dispatch	
1.1.13	Performance Statistics Registers	
1.2 Me	emory Interface Commands for Rendering Engine	93
1.2.1	Introduction	
1.2.2	Software Synchronization Commands	
1.2.3	MI_ARB_CHECK	
1.2.4	MI_BATCH_BUFFER_END	
1.2.5	MI_BATCH_BUFFER_START	
_	_DISPLAY_FLIP	
1.3.1	MI_FLUSH	
1.3.2	MI_LOAD_REGISTER_IMM	
1.3.3	MI_NOOP	
1.3.4	Surface Probing	
1.3.5	MI_REPORT_HEAD	
1.3.6	MI_SEMAPHORE_MBOX	
1.3.7	MI_SET_CONTEXT	
1.3.8	MI_STORE_DATA_IMM	
1.3.9	MI_STORE_DATA_INDEX	
1.3.10	MI_STORE_REGISTER_MEM	
1.3.11	MI_SUSPEND_FLUSH	
1.3.12	MI_UPDATE_GTT	
1.3.13	MI_USER_INTERRUPT	
1.3.14	MI WAIT FOR EVENT	126



Revision History

Document Number	Revision Number	Description	Revision Date
IHD-OS-022810-R1V1PT3	1.0	First Release.	February 2010



1. Render Engine Command Streamer

1.1 Registers in Render Engine

1.1.1 Introduction

This chapter describes the memory-mapped registers associated with the Memory Interface, including brief descriptions of their use. The functions performed by some of these registers are discussed in more detail in the Memory Interface Functions, Memory Interface Instructions, and Programming Environment chapters.

The registers detailed in this chapter are used across the Gen6 family of products and are extentions to previous projects. However, slight changes may be present in some registers (i.e., for features added or removed), or some registers may be removed entirely. These changes are clearly marked within this chapter.



1.1.2 Virtual Memory Control

1.1.2.1 HWS_PGA — Hardware Status Page Address Register

HWS_PGA — Hardware Status Page Address Register

Register Type: MMIO_CS
Address Offset: 4080h
Project: All

Default Value: UUUU0000h

Access: R/W Size (in bits): 32 Trusted Type: 1

This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. [DevSNB] This address in this register is translated using the Global GTT in memory. The mapping type of the GTT entry determines the snoop nature of the transaction to memory.

memory.								
Bit				Desc	scription			
31:12	Address							
	Project:		All					
	Security:		None					
	Address:		Graphics	Address[31:12]	2]			
	the 4 KB pa	This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the "Hardware Status Page". The Global GTT is used to map this page from the graphics virtual address to physical address						
11:0	Reserved	Project:	All	Format:	MBZ			



The following table defines the layout of the Hardware Status Page:

DWord Offset	Description
0	Interrupt Status Register Storage: The content of the ISR register is written to this location whenever an "unmasked" bit of the ISR (as determined by the HWSTAM register) changes state.
3:1	Reserved. Must not be used.
4	Ring Head Pointer Storage: The contents of the Ring Buffer Head Pointer register (register DWord 1) are written to this location either as result of an MI_REPORT_HEAD instruction or as the result of an "automatic report" (see RINGBUF registers).
Fh:5h	Reserved. Must not be used.
10h-1Bh	Context Status DWords.
1Ch- 1Eh	Reserved. Must not be used.
1Fh	Last Written Status Offset.
20h- 3FFh	These locations can be used for general purpose via the MI_STORE_DATA_INDEX or MI_STORE_DATA_IMM instructions.



1.1.2.2 PP_DCLV – PPGTT Directory Cacheline Valid Register

PP_DCLV - PPGTT Directory Cacheline Valid Register

Register Type: MMIO_CS
Address Offset: 2220h
Project: All
Default Value: 0h
Access: [
Size (in bits): 64

This register controls update of the on-chip PPGTT Directory Cache during a context restore. Bits that are set will trigger the load of the corresponding 16 directory entry group. This register is restored with context (prior to restoring the on-chip directory cache itself). This register is also restored when switching to a context whose LRCA matches the current CCID if the **Force PD Restore** bit is set in the context descriptor.

The context image of this register must be updated and maintained by SW; SW should not normally need to read this register.

This register can also effectively be used to limit the size of a processes' virtual address space. Any access by a process that requires a PD entry in a set that is not enabled in this register will cause a fatal error, and no fetch of the PD entry will be attempted

Bit	Description							
63:32	Reserved	Project:	All	Format:	MBZ			
31:0	PPGTT Dire [132] 16 en	ctory Cache R tries	estore	Project:	AII	Format Array:Enable :		
	If set, the [1 st 32 nd] 16 entries of the directory cache are considered valid and will be brought in on context restore. If clear, these entries are considered invalid and fetch of these entries will not be attempted.							



1.1.3 Probe List Registers

Surface probing is a procedure performed at the beginning of a rendering sequence (command buffer) to verify that all required surfaces in a process' virtual address space are actually present in physical memory prior to beginning the sequence. A different process can then be switched to and run while the required surfaces are being brought into memory (by SW). The register work in concert with the probe commands (see Memory Interface Commands for Rendering) to provide this interface. "Slots" are the designated places in a processes' context image where probes (surface base addresses) are stored. The stored probes are used by SW to determine which surfaces a context requires, and are also used by HW to re-validate that surfaces are resident upon a context restore.

See MI_PROBE in Memory Interface Commands for Rendering for more details.

Note these register should only be used when Surface Fault Enable bit is set in GFX MODE

This interface is used to signal page faults that occur during access of per-process virtual graphics memory. A fault of this nature will stall the 3D/Media pipeline behind the fault, and all new TLB requests from anywhere in the pipeline will be stalled. Faults are recorded in a fault log consisting of 32 fault slots. Page faults are non-recoverable events and will cause hardware to hang.

1.1.3.1 PP_PFIR – PPGTT Page Fault Indication Register

	PF	PFIR -	- PPGTT	Pag	ge Fault Indication Register	
Register Ty	/pe: MM	11O_CS				
Address Of	ffset: 45°	0 h				
Project:	All					
Default Val	ue: 000	00 0000h				
Access:	R/V	VC				
Size (in bits	s): 32					
once all faul between the	This register contains the flags for page faults. All bits should be cleared at once by writing FFFFFFFFh to this register once all faults have been serviced. No additional bits of this register will become set (signaling additional faults) between the time the page fault interrupt has been sent to the host and the time the host clears the Fault In Service bi indicating it is done servicing faults					
Bit	Description					
31:0	Page Fau	ult [31:0]	Project:	All	Format: Array:Flag	
	Fault indicator for page fault log index [31:0]. When set, this flag indicates that a page fault is outstanding. The invalid page address that was accessed can be read from fault entry [31:0]. SW should clear this bit by writing a '1' to it to indicate to HW that the fault has been serviced (the page has been mapped and should now be valid).					



1.1.3.2 PP_PFD[0:31] – PPGTT Page Fault Data Registers

PP_PFD[0:31] - PPGTT Page Fault Data Registers

Register Type: MMIO_CS
Address Offset: 4580h
Project: All
Security: None
Default Value: 0000 6820h

Access: RO Size (in bits): 32

The GTT Page Fault Log entries can be read from these registers.

4580h-4583h: Fault Entry 0

...

45FCh-45FFh: Fault Entry 31

Bit		Description					
31:12	Fault Entry F	Page Address					
	Project:		AII				
	Address:	(GraphicsAdo	lress[31:12]			
	a valid fault	d contains th address only offset of this	if the bit in		is Fault Log e ult Indication	entry. This fi Register co	eld will contain rresponding with
11:0	Reserved	Project:	All			Format:	MBZ



1.1.3.3 BB_PREEMPT_ADDR—Batch Buffer Head Pointer Preemption Register

BB_PREEMPT_ADDR—Batch Buffer Head Pointer Preemption Register

Register Type: MMIO_CS
Address Offset: 2148h
Project: All

Default Value: 0000 0000h

Access: RO Size (in bits): 32

This register contains the current DWord-aligned Graphics Memory Address MI_ARB_CHECK in a batch buffer where the UHPTR register was valid. The value of the pointer below will be the address of the MI_ARB_CHECK that caused the head pointer to move.

This register is invalid if the previous preemption due to an MI_ARB_CHECK executed in the ring.

Programming Restriction:

This register should NEVER be programmed by driver, this is for HW internal use only.

Bit	Description							
31:2	Batch Buffer Head Project: All Format: GraphicsAddress[31:2] Pointer This field specifies the DWord-aligned Graphics Memory Address MI_ARB_CHECK in a batch buffer where the UHPTR register was valid.							
1:0	Reserved Project: All Format: MBZ							



1.1.3.4 RING_BUFFER_HEAD_PREEMPT_REG

RING BUFFER HEAD PREEMPT REG

Register Type: MMIO_CS
Address Offset: 214Ch
Project: All

Default Value: 0000 0000h

Access: RO Size (in bits): 32

This register contains the Head pointer offset in the ring when the last MI_ARB_CHECK command was executed and caused the head pointer to move due to the UHPTR register being valid. If the MI_ARB_CHECK is executed as part of the batch buffer then the value of the register will be the offset in the ring of the command past the batch buffer start that contained the MI_ARB_CHECK.

Programming Restriction:

This register should NEVER be programmed by driver, this is for HW internal use only.

Bit					Descrip	otion			
31:21	Reserved	Project:	All	Format:	MBZ				
20:2	Preempte	d Head Offset	1						
	Project:		All						
	Format:		U19					DWord Offset	
1		and caused the			_			ARB_CHECK cor r being valid.	ommand was
0		ch Indicator	7 (1)	1 Office.	IVIDE	Project:	All	l Format:	Enabled
	King/Batt	ii iiidicatoi				i iojeci.	All	i i omiat.	Lilabled
	Value	Name	De	scription				Project	
	0h	Ring	_	ARB_CHECK v		•		All	
	1h	Batch				xecuted in ba		All	
		•	•						



1.1.4 Mode and Misc Ctrl Registers

1.1.4.1 MI_MODE — Mode Register for Software Interface

MI_MODE — Mode Register for Software Interface

Register Type: MMIO_CS
Address Offset: 209Ch
Project: All

Default Value: 00000000h Access: R/W Size (in bits): 32

The MI_MODE register contains information that controls software interface aspects of the Memory Interface function.

Bit Description

Masks

Format: Mask[15:0]

A "1" in a bit in this field allows the modification of the corresponding bit in Bits 15:0

Suspend Flush

Project: **DevSNB**

Default Value: 0h **DefaultVaueDesc**

Format: U1 FormatDesc

BitFieldDesc

Value	Name	Description	Project
0h	No Delay	HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well	All
1h	Delay Flush	HW will delay the flush because of sync flush or VTD regimes until reset, this bit will get set by MI_SUSPEND_FLUSH as well	All



MI_MODE — Mode Register for Software Interface

Async Flip Performance mode

Project: All
Default Value: 0h
Format: U1

[DevSNB A] This bit must be set to '1'

Value	Name	Description	Project
0h	Performance mode enabled	The stall of the flip event is in the windower	All
1h	Performance mode disabled	The stall of the flip event is in the command stream	All

Flush Performance mode

Project: All Default Value: 0h
Format: U1

Value	Name	Description	Project
0h	run fast restore	No NonPipelined SV flush.	All
1h	run slow legacy restore	With NonPipelined SV flush.	All

MI_FLUSH Enable

Project: DevSNB

Default Value: 0h **DefaultVaueDesc**

Format: Enable

PIPE_CONTROL is a superset of MI_FLUSH. Since MI_FLUSH is redundant, it will be removed in future projects beyond GT. By default, it is disabled

Value	Name	Description	Project
0h	Disable	If an MI_FLUSH is parsed with this bit disabled, the parser will stall and the parser error bit will be set in the ESR creating an interrupt	DevSNB
1h	Enable	If an MI_FLUSH is parsed with this bit enabled, the parser will execute the legacy command according to the bspec	DevSNB

Invalidate UHPTR enable Project: All Format: Enable

If bit set H/W clears the valid bit of UHPTR (2134h, bit 0) when current active head pointer is equal to UHPTR.

Power of 2 Fences Enable Project: All Format: Enable

This field is used to indicate to the hardware that the fences in use currently are for Power of 2 tile pitch. This bit is used by the chipset for performance enhancement.



MI_MODE — Mode Register for Software Interface

Rings Idle

Project: All Default Value: 0h Format: U1

Read Only Status bit

Value	Name	Description	Project
0h	Not Idle	Parser not Idle or Ring Arbiter not Idle.	All
1h	ldle	Parser Idle and Ring Arbiter Idle.	All

Programming Notes	Project
Writes to this bit are not allowed.	All

Stop Rings

Project: All
Default Value: 0h
Format: U1

Value	Name	Description	Project
0h		Normal Operation.	All
1h		Parser is turned off and Ring arbitration is turned off.	All

Programming Notes	Project
Software must set this bit to force the Rings and Command Parser to Idle. Software must read a "1" in Ring Idle bit after setting this bit to ensure that the hardware is idle.	All
Software must clear this bit for Rings to resume normal operation.	All



MI_MODE — Mode Register for Software Interface

Vertex Shader Timer Dispatch Enable

Project: All
Default Value: 0h
Format: Enable

Value	Name	Description	Project
0h	Disable	Disable the timer for dispatch of single vertices from the vertex shader. Vertex shader will try to collect 2 vertices before a dispatch	All
1h	Enable	Enable the timer for dispatch of single vertices. Dispatch a single vertex shader thread after the timer expires.	All

Programming Notes	Project
To avoid deadlock conditions in hardware this bit needs to be set for normal operation.	All

FBC2 Modification Enable

Project: All
Default Value: 0h
Format: Enable

1h	1h Enable FBC logic looks at the modifications into the buffer.		All
0h	Disable	FBC logic does not look at the modifications to the frame buffer.	AII
Value	Name	Description	Project

Reserved Project: All Format: MBZ

Read/Write

Mask IIR disable Project: All Format: Disable

Mask IIR disable. Nominally the Interrupt controller masks interrupts in the IIR register if an interrupt acknowledge from the 3gio interface is pending. Setting this bit to a "1" allows interrupts to be visible to the interrupt controller while an interrupt acknowledge is pending.



1.1.4.2 **GFX_MODE** – **Graphics Mode Register**

G	FX	M	0	D	E

Register Type: MMIO
Project: All
Default Value:

Access: R/W Size (in bits): 32

Trusted Type: 1

This register contains a control bit for the 2-level PPGTT functions. This register is not saved/restored with context. This register is not reset with single-engine GFX reset; it is only reset by a global graphics reset (all engines including display).

Mask Bits Format: Must be set to m	- 4:6· -	Mask[15:0		escription			
Format:	- 416	Mask[15:0					
		Mask[15:0					
Must be set to m	::f		<u>'</u>]				
	oairy c	orrespondi	ing bit in E	Bits 15:0. (A	II implement	ted bits)	
Reserved P	roject:	All	Form	at: MBZ			
Surface Fault Ena	ıble	Project:	All	Format	U1		
MI_UNPROBE if 0: surface/page f			abled (def:	ault)			
Replay Mode	uuit iiu	numing unoc	abica (doit	auny			
Project:		AII					
Default Value:		1h		midtriangl	le		
Mask:		MMIO(0x2	2000)#16	J			
Format:		U1	-			Context Switch Granularity	
	Mask:	Mask:	Mask: MMIO(0x2	Mask: MMIO(0x2000)#16	Mask: MMIO(0x2000)#16	Mask: MMIO(0x2000)#16	Mask: MMIO(0x2000)#16 Format: U1 Context Switch

This field controls the granularity of the replay mechanism when coming back into a previously
preempted context.

Value	Name	Description	Project
0h	mid-triangle preemption	Super span Level. Pipeline is not flushed. This implies commands parsed are executed speculatively and may not complete before a context switch.	All
1h	mid-cmdbuffer preemption	Drawcall Level. Pipeline is flushed before switching to the next context. Commands parsed are committed to completing before a context switch	All

Programming Notes

A fixed function pipe flush is required before modifying this field

Unless pre-emption at a mid-triangle is required the bit must be set.



			GFX_MODE	
10				
9	Per-Proces	ss GTT Enable		
	Project:	All		
	Default Val	lue: 0h	Disabled	
	Format:	Enab	oled Per-	Process GTT Enable
	Value	Name	Description	Project
	Oh	PPGTT Disable	When clear, the Global GTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space in Basic Scheduler Mode.	All
	1h	PPGTT Enable	When set, the PPGTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space. The PD Offset and PD Cacheline Valid registers must be set in all pipes (blitter, MFX, render) before any workload is submitted to hardware. This mode enables support for big pages (32k)	AII
8	Reserved	Project: All	Forn	nat: MBZ



1.1.4.3 INSTPM—Instruction Parser Mode Register

INSTPM—Instruction Parser Mode Register

Register Type: MMIO_CS
Address Offset: 20C0h
Project: All

Default Value: 00000000h
Access: R/W
Size (in bits): 32
Trusted Type: 1

The INSTPM register is used to control the operation of the Instruction Parser. Certain classes of instructions can be disabled (ignored) – often useful for detecting performance bottlenecks. Also, "Synchronizing Flush" operations can be initiated – useful for ensuring the completion (vs. only parsing) of rendering instructions.

Programming Notes:

- If an instruction type is disabled, the parser will read those instructions but not process them.
- Error checking will be performed even if the instruction is ignored.
- All Reserved bits are implemented.
- This Register is saved and restored as part of Context.

Bit	Description
31:16	Mask Bits
	Format: Mask[15:0]
	Masks: These bits serve as write enables for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.
15:12	Reserved Project: All Format: MBZ
11	CLFLUSH Toggle Project: All Format: U32
	BitFieldDesc
10	This bit changes polarity each time the MI_CLFLUSH command completes
9	TLB Invalidate Project: DevGT+ Format: U1
	If set, this bit allows the command stream engine to invalidate the TLBs. This bit is valid only with the Sync flush enable
8	Memory Sync Enable Project: DevGT+ Format: U1
	If set, this bit allows the command stream engine to write out the data from the local caches to memory. This bit is valid only with the Sync flush enable



6	CONSTANT_BUFFER Address Offset Disable	Project:	All	Format:	U1	
	When this bit is set, the 3DSTATE_ GraphicsAddress (not an offset). N Disable	CONSTANT_* o bounds chec	Buffers' king will l	Starting Addr be performed	ess is used during acce	as a true ess.Format =
5	Sync Flush Enable	Project:	All	Format:	U1	
	This field is used to request a Sync before completing the operation. S					clear this bit
	Programming Note: The command parser must be Rings bit in register MI_MOI Sync Flush be issued by settin complete, the command parse to follow restriction above or a set of the set of t	DE . Only afte g this bit. One r is re-enabled	r observing the ce this bith by cleari	ng Rings Idl e becomes cle	e set in MI ar again, in	MODE can a dicating flush
	Format = Enable (cleared by HW)					
3	Blt Instruction Disable	Project:	All	Format:	U1	
	This bit instructs the Renderer instructs not execute them.	uction parser t	o parse a	nd error-ched	k BLT instr	uctions, but
		uction parser t	o parse a	nd error-ched	k BLT instr	uctions, but
2	not execute them.	·	o parse a	nd error-ched	ek BLT instru	uctions, but
2	not execute them. Format = Disable	Project: uction parser t This bit must a	All o parse a llways be	Format: nd error-chec set by softwa	U1 k 3D Rende are if 3D St a	ering a te
2	not execute them. Format = Disable 3D Rendering Instruction Disable This bit instructs the Renderer instructions, but not execute them. Instruction Disable is set. Setting	Project: uction parser t This bit must a	All o parse a llways be	Format: nd error-chec set by softwa	U1 k 3D Rende are if 3D St a	ering a te
2	not execute them. Format = Disable 3D Rendering Instruction Disable This bit instructs the Renderer instrinstructions, but not execute them. Instruction Disable is set. Setting allowed.	Project: uction parser t This bit must a	All o parse a llways be	Format: nd error-chec set by softwa	U1 k 3D Rende are if 3D St a	ering a te
	not execute them. Format = Disable 3D Rendering Instruction Disable This bit instructs the Renderer instrinstructions, but not execute them. Instruction Disable is set. Setting allowed. Format = Disable	Project: uction parser t This bit must a this bit withou Project: uction parser t	All o parse a always be t setting 3	Format: nd error-chec set by softwa BD State Inst Format: nd error-chec	U1 ck 3D Renderer if 3D Staruction Dis U1 ck 3D State	ering ate cable is
	not execute them. Format = Disable 3D Rendering Instruction Disable This bit instructs the Renderer instructions, but not execute them. Instruction Disable is set. Setting allowed. Format = Disable 3D State Instruction Disable This bit instructs the Renderer instruction of execute them. This bit show	Project: uction parser t This bit must a this bit withou Project: uction parser t	All o parse a always be t setting 3	Format: nd error-chec set by softwa BD State Inst Format: nd error-chec	U1 ck 3D Renderer if 3D Staruction Dis U1 ck 3D State	ering ate cable is
	not execute them. Format = Disable 3D Rendering Instruction Disable This bit instructs the Renderer instructions, but not execute them. Instruction Disable is set. Setting allowed. Format = Disable 3D State Instruction Disable This bit instructs the Renderer instruction to execute them. This bit show is also set.	Project: uction parser t This bit must a this bit withou Project: uction parser t	All o parse a always be t setting 3	Format: nd error-chec set by softwa BD State Inst Format: nd error-chec	U1 ck 3D Renderer if 3D Staruction Dis U1 ck 3D State	ering ate cable is
1	not execute them. Format = Disable 3D Rendering Instruction Disable This bit instructs the Renderer instructions, but not execute them. Instruction Disable is set. Setting allowed. Format = Disable 3D State Instruction Disable This bit instructs the Renderer instruction but not execute them. This bit show is also set. Format = Disable Texture Palette Load Instruction	Project: uction parser t This bit must a this bit withou Project: uction parser t uld not be set u	All o parse a ilways be t setting 3 All o parse a inless 3D	Format: nd error-chec set by softwa BD State Inst Format: nd error-chec Rendering I	U1 sk 3D Render of 3D Staruction Discussion	ering ate able is instructions, Disable (bit 2)



1.1.4.4 EXCC—Execute Condition Code Register

EXCC—Execute Condition Code Register

Register Type: MMIO_CS
Address Offset: 2028h
Project: All

Default Value: 00000000h
Access: R/W,RO
Size (in bits): 32
Trusted Type: 1

This register contains user defined and hardware generated conditions that are used by MI_WAIT_FOR_EVENT commands. An MI_WAIT_FOR_EVENT instruction excludes the executing ring from arbitration if the selected event evaluates to a "1", while instruction is discarded if the condition evaluates to a "0". Once excluded a ring is enabled into arbitration when the selected condition evaluates to a "0".

This register also contains control for the invalidation of indirect state pointers on context restore.

Bit	Description
31:16	Mask Bits
	Format: Mask[15:0]
	These bits serves as a write enable for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.
15:12	Reserved Project: All Format: MBZ
11	Pending Indirect State Dirty Bit Project All Format U32 : :
	This field keeps track of whether or not an indirect state pointer command has been parsed in the current context. Clears either on a context save or explicitly through a flush command
10:7	Pending Indirect State Counter
	This field keeps track of the maximum number of indirect state pointers pending in the system. When the register is saved/restored, it saves either a value of 1 or 0. This field is Read-Only
6:5	Reserved Project: All Format: MBZ
4:0	User Defined Condition Codes
	The software may signal a Stream Semaphore by setting the Mask bit and Signal Bit together to match the bit field specified in a WAIT_FOR_EVENT (Semaphore).



1.1.4.5 NOPID — NOP Identification Register

NOPID — NOP Identification Register

Register Type: MMIO_CS
Address Offset: 2094h
Project: All

Default Value: 00000000h

Access: RO Size (in bits): 32 Trusted Type: 1

The NOPID register contains the Noop Identification value specified by the last MI_NOOP instruction that enabled this register to be updated.

[DevSNB A] This register *cannot* be used when enabling the RC6 graphics power state. As an alternative, the ring can program MI_LOAD_REGISTER_IMM to offset 0x21AC, 19:0 instead of MI_NOOP

Bit				Descript	otion	
31:22	Reserved	Project:	All	Format: N	MBZ	



1.1.4.6 FBC RT BASE ADDRESS REGISTER

		FBC_F	RT_BASE_ADDR_REGISTER							
Register Ty	ype: MM	10								
Address O		2128h [All]								
Project:	All	All								
Default Val	lue:									
Access:		d/32 bit Write								
Size (in bits	,	32								
	er is saved	er is saved and restored as part of Context.								
Bit			Description							
31:12	GGTT (in mode. Thi can be on render tark the BS modes addressed ad	the BS mode) For the second base address must be programmed once get base address. Address. Address must be the one ed once per context. ess. Bas	Base Address as mapped in the PPGTT (in the AS mode) Ce render target. This register must be programmed in either to be the one that is either front buffer or the back-buffer (a flip per context. It must be programmed before any draw call be dress as mapped in the PPGTT (in the AS mode) OR in the larget. This register must be programmed in either AS or BS that is either front buffer or the back-buffer (a flip target). It is lit must be programmed before any draw call binding that responding data bit. Reads to this field returns zero.	AS or BS p target). It inding that GGTT (in mode. This can be only						
11:2	Reserved	Project: A	II Format: MBZ							
1	Project: Default Va		D/ABD ble							
	Value	Name	Description	Project						
	0h		FBC is targeting the Back Buffer for compression. This buffer can be cached in the MLC/LLC, so a GFDT flush is required before FBC can begin compression.	ILK+						
	1h		FBC is targeting the Font Buffer for compression. This buffer cannot be cached in the MLC/LLC. FBC compression can begin after any RC flush.	ILK+						
		nder Target Base Ad HVD/ ue: 0h Enab	This buffer cannot be cached in the MLC/LLC. FBC compression can begin after any RC flush. dress Valid for FBC ABD	ILK+						
	PPGTT Rei Project: Default Valu	HVD/. ue: 0h	This buffer cannot be cached in the MLC/LLC. FBC compression can begin after any RC flush. dress Valid for FBC ABD	ILK+ Project						



	FBC_R	RT_BASE_ADDR_REGISTER	
		therefore FBC will not get any modifications from rendering.	
1h		Base address in this register [31:12] is valid and HW needs to compare the current render target base address with this base address to provide modifications to FBC.	ILK+

1.1.4.7 RVSYNC – Render/Video Semaphore Sync Register

	RVSYNC – Render/Video Semaphore Sync Register
Register Ty	ype: MMIO_CS
Address Of	ffset: 2040h
Project:	All
Default Valu	lue: 00000000h
Access:	R/W
Size (in bits	s): 32
Trusted Typ	pe: 1
This register	er is written by VCS, read by CS.
Bit	Description
31:0	Semaphore Data
	Semaphore data for synchronization between render engine and video codec engine.



1.1.4.8 RBSYNC – Render/Blitter Semaphore Sync Register

		RBSYNC – Render/Blitter Semaphore Sync Register
Register Ty	/pe:	MMIO_CS
Address Of	ffset:	2044h
Project:		All
Default Val	ue:	0000000h
Access:		R/W
Size (in bits	s):	32
Trusted Ty	pe:	1
This registe	r is wri	tten by BCS, read by CS.
[DevSNB A]] Write	to this register is to 0x2044, however use 0x2048 to read if needed.
Bit		Description
31:0	Sema	aphore Data
	Sema	aphore data for synchronization between render engine and blitter engine.



1.1.5 RINGBUF — Ring Buffer Registers

See the "Device Programming Environment" chapter for detailed information on these registers

1.1.5.1 RING_BUFFER_TAIL

	RING BUFFER TAIL	
Degister Type:		
Register Type:	MMIO_CS	
Address Offset:	2030h	
Project:	All	
Default Value:	0000000h	
Access:	R/W	
Size (in bits):	32	

These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the *Programming Interface* chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.

Ring Buffer Tail Offsets must be properly programmed before ring is enabled. A Ring Buffer can be enabled when empty.

Bit				Desc	ription
31:21	Reserved	Project:	All	Format:	MBZ
20:3	Tail Offset				
	Project:		All		
	Format:		U18		QWord Offset
	end. The va words, it can must write s around to th DWords prid	alue written p in be defined subsequent in the top of the l or to the loca	oints to t as the <i>ne</i> nstruction buffer (i.e ition indic	he QWord <i>pas</i> ext QWord that his to QWords to his, software car eated by the Ta	the valid instructions placed in the ring buffer the last valid QWord of instructions. In other software will write instructions into. Software following the Tail Offset, possibly wrapping it skip around within the buffer). Note that all if Offset must contain valid instruction data are. See Head Offset for more information.



1.1.5.2 RING_BUFFER_HEAD

RING_BUFFER_HEAD

Register Type: MMIO_CS
Address Offset: 2034h
Project: All

Default Value: 00000000h Access: R/W Size (in bits): 32

These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the *Programming Interface* chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.

Ring Buffer Head Offsets must be properly programmed before ring is enabled. A Ring Buffer can be enabled when empty.

Bit			Descri	ption				
31:21	Wrap Count							
	Project:	All						
	Default Value:	0h						
	Format: U11 count of ring buffer wrap							
00:0	to the start (i.e. effectively crea instructions pl	cremented by 1 wh ., whenever it wrap ates a virtual 4GB aced in a ring buff	os back to 0). Ap Head "Pointer" w	pending this hich can be t	field to th used as a	e Head Offse tag associat	t field ed with	
20:2	Head Offset							
	Project:	All						
	Format:	U19			DW	ord Offset		
		ates the offset of the						
	offset as it exec	e RB is enabled is utes instructions – ouffer is considere	UNDEFINED). S - until it reaches t	Subsequently	, the devic	e will incren	nent this Set. At this	
	Offset while the offset as it exec	e RB is enabled is utes instructions – ouffer is considere	UNDEFINED). S - until it reaches t	Subsequently	, the devic	e will incren	nent this Set. At this Project	
	Offset while the offset as it exec point the ring b	e RB is enabled is utes instructions – ouffer is considere	UNDEFINED). So until it reaches to "empty".	Subsequently the QWord sp	, the devic pecified by	e will incren the Tail Off	nent this Set. At this	
1	Offset while the offset as it exec point the ring be Programming I	e RB is enabled is utes instructions – ouffer is considere Notes	UNDEFINED). So until it reaches to "empty".	Subsequently the QWord sp	, the devic pecified by	e will incren the Tail Off	nent this Set. At this Project	
1 0	Offset while the offset as it exec point the ring be Programming I	e RB is enabled is utes instructions - puffer is considered Notes e enabled empty of Project: All	UNDEFINED). So until it reaches to the containing son	Subsequently The QWord sp	, the devic pecified by	e will incren the Tail Off	nent this Set. At this Project	



1.1.5.3 RING_BUFFER_START

RING_BUFFER_START

Register Type: MMIO_CS
Address Offset: 2038h
Project: All

Default Value: 00000000h Access: R/W Size (in bits): 32

These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the *Programming Interface* chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.

Bit	Description		
31:12	Starting Address		
	Project:	All	
	Address:	GraphicsAddress[31:12]	
	Surface Type:	RingBuffer	
This field specifies Bits 31:12 of the 4KB-aligned starting Graphics Addre Address bits 31 down to 29 must be zero.		s Bits 31:12 of the 4KB-aligned starting Graphics Address of the ring buffer. own to 29 must be zero.	
	All ring buffer pages must map to Main Memory (uncached) pages.		
	Ring Buffer addresses are always translated through the global GTT. Per-process address space can only be used via a batch buffer with the appropriate Memory Space Select.		
11:0	Reserved Pro	ject: All Format: MBZ	



1.1.5.4 RING_BUFFER_CONTROL

RING_BUFFER_CONTROL

Register Type: MMIO_CS
Address Offset: 203Ch
Project: All

Default Value: 00000000h Access: R/W Size (in bits): 32

These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the *Programming Interface* chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.

Bit	Description		
31:21	Reserved Project: A		Format: MBZ
20:12	Buffer Length		
	Project: All		
	Format: U9		Count of 4 KB pages
	Range 01	F	
	This field is written by SW to	specify the length of the	ring buffer in 4 KB Pages.
	Range = [0 = 1 page = 4 KB,	FFh = 512 pages = 2 MB]	1
11	RB Wait Pro	ect: All Format:	Boolean
	Software can write a "1" to c	ear this bit, write of "0" h	ENT instruction and is currently waiting. has no effect. When the RB is waiting for ated and the RB will be returned to
9:3	Reserved Project: A	Format: MB	Z



		RING_BUFI	FER_CONTROL		
2:1	Automatic	Report Head Pointer			
	Project:	All			
	"Head Poi Status Pag	nter" register (register DWord	ol the automatic "reporting" (write) of this ring 1) to the corresponding location within the H ther be disabled or enabled at 4KB, 64KB or	ardware	
	Value	Name	Description	Project	
	0h	MI_AUTOREPORT_OFF	Automatic reporting disabled	All	
	1h	MI_AUTOREPORT_64KB	Report every 16 pages (64KB)	All	
	2h	Reserved	Reserved	All	
	3h	MI_AUTOREPORT_128KB	Report every 32 pages (128KB)	All	
	Programming Notes				
	When the Per-Process Virtual Address Space bit is set and automatic head reporting is desired, this field must be set to option 1 since the ring buffer will be only 16KB in size. The head pointer will be reported to the head pointer location in the PP HW Status Page when it passes each 4KB page boundary. When the abovementioned bit is reset, reporting will behave just as on the prior devices (as documented above), and option 1 will report on 64KB boundary.			AII	
0	of whethe	is used to enable or disable thi	s ring buffer. It can be enabled or disabled re ending. If disabled and the ring head equals r		



1.1.5.5 UHPTR — Pending Head Pointer Register

	UH	PTR — Pending Head Pointer Register	
Register [*]	Type: MMIO_CS		
Address	Offset: 2134h		
Project:	All		
Default V	alue: 0000 0000h		
Access:	R/W		
Size (in b	its): 32		
Bit		Description	
31:3	Head Pointer Address	S	
	Project:	All	
	Default Value:	0h	
	Address:	GraphicsAddress[31:3]	
		ecution of an MI_ARB_CHECK command. ect: All Format: MBZ	
2:1	Reserved Proje	ect. All Format. MBZ	
2:1	Reserved Proje Head Pointer Valid	ect. All Folliat. MD2	
	Head Pointer Valid	All	
	Head Pointer Valid Project:	All	
	Head Pointer Valid		
	Head Pointer Valid Project: Default Value: Format: This bit is set by the MI_ARB_CHECK co	All Oh	
	Head Pointer Valid Project: Default Value: Format: This bit is set by the MI_ARB_CHECK co	All Oh U1 e software to request a pre-emption. It is reset by hardware whommand is parsed by the command streamer. The hardware u	
	Head Pointer Valid Project: Default Value: Format: This bit is set by the MI_ARB_CHECK co pointer programmed	All Oh U1 e software to request a pre-emption. It is reset by hardware whommand is parsed by the command streamer. The hardware ud in this register at the time the reset is generated.	ses the head



1.1.6 Watchdog Timer Registers

These 2 registers together implement a watchdog timer. Writing ones to the control register enables the counter, and writing zeroes disables the counter. The 2^{nd} register is programmed with a threshold value which, when reached, signals an interrupt then resets the counter to 0. Program the threshold value before enabling the counter or extremely frequent interrupts may result.

Note that the counter itself is not observable. It increments with the main render clock.

1.1.6.1 PR_CTR_CTL—Render Watchdog Counter Control

		PR_CTR_C1	ΓL—Render Wat	chdog Cou	inter Control	
Register Type: Address Offset: Project: Default Value: Access:		MMIO_CS				
		: 2178h				
		ΑII				
		0000 0001h				
		R/W				
Size (in bi	its):	32				
Bit			De	scription		
31:0	Count	er logic op	Project:	All	Format:	U32
	II .	This field specifies the action to be taken by the clock counter to generate interrupts. Writing 0 into this register causes a core render clock counter to be kicked off.				
Writing 1 into this register causes a core render clock counter to be stopped a		be stopped and reset	to 0.			



1.1.6.2 PR_CTR_THRSH—Render Watchdog Counter Threshold

PR_CTR_THRSH—Render Watchdog Counter Threshold

Register Type: MMIO_CS
Address Offset: 217Ch
Project: All

Default Value: 0014 5855h Access: R/W Size (in bits): 32

Bit

Description

31:0 Counter logic Threshold Project: All Format: U32

This field specifies the threshold that the hardware checks against for the value of the render clock counter before generating an interrupt. The counter in hardware generates an interrupt when the threshold is reached, rolls over and starts counting again. The interrupt generated is the "Media Hang Notify" interrupt since this watchdog timer is intended primarily to remedy VLD hangs on the main pipeline.

1.1.6.3 PR_CTR—Render Watchdog Counter

PR_CTR—Render Watchdog Counter

Register Type: MMIO_CS
Address Offset: 2190h
Project: All

Default Value: 0000 0000h

Access: RO Size (in bits): 32

Bit Description

31:0 Counter Value Project: All Format: U32
This register reflects the render watchdog counter value itself.



1.1.7 Interrupt Control Registers

The Interrupt Control Registers described below all share the same bit definition. The bit definition is as follows:

Bit Definition for Interrupt Control Registers

Bit	Description		
31:9	Reserved. MBZ These bits may be assigned to interrupts on future products/steppings.		
8	Context Switch Interrupt: Set when a context switch has just occurred.		
7	Page Fault: This bit is set whenever there is a pending PPGTT (page or directory) fault.		
6	Timeout Counter Expired: Set when the render pipe timeout counter (0x02190) has reached the timeout thresh-hold value (0x0217c).		
5	Reserved. MBZ These bits may be assigned to interrupts on future products/steppings.		
4	PIPE_CONTROL Notify Interrupt: The Pipe Control packet (Fences) specified in 3D pipeline document may optionally generate an Interrupt. The Store QW associated with a fence is completed ahead of the interrupt.		
3	Render Command Parser Master Error: When this status bit is set, it indicates that the hardware has detected an error. It is set by the device upon an error condition and cleared by a CPU write of a one to the appropriate bit contained in the Error ID register followed by a write of a one to this bit in the IIR. Further information on the source of the error comes from the "Error Status Register" which along with the "Error Mask Register" determine which error conditions will cause the error status bit to be set and the interrupt to occur.		
	Page Table Error: Indicates a page table error.		
	Instruction Parser Error: The Renderer Instruction Parser encounters an error while parsing an instruction.		
2	Sync Status: This bit is set in the Hardware Status Page DW offset 0 when the Instruction Parser completes a flush with the sync enable bit active in the INSTPM register. The toggle event will happen after the render engine is flushed. The HW Status DWord write resulting from this toggle will cause the CPU's view of graphics memory to be coherent as well (flush and invalidate the render cache). It is the driver's responsibility to clear this bit before the next sync flush with HWSP write enabled		
0	Render Command Parser User Interrupt: This status bit is set when an MI_USER_INTERRUPT instruction is executed on the Render Command Parser. Note that instruction execution is not halted and proceeds normally. A mechanism such as an MI_STORE_DATA instruction is required to associate a particular meaning to a user interrupt.		



The following table specifies the settings of interrupt bits stored upon a "Hardware Status Write" due to ISR changes:

Bit	Interrupt Bit	ISR bit Reporting via Hardware Status Write (when unmasked via HWSTAM)
8	Context Switch Interrupt: Set when a context switch has just occurred.	Not supported to be unmasked
7	Page Fault: This bit is set whenever there is a pending PPGTT (page or directory) fault.	Set when event occurs, cleared when event cleared
6	Media Decode Pipeline Counter Exceeded Notify Interrupt: The counter threshold for the execution of the media pipeline is exceeded. Driver needs to attempt hang recovery.	Not supported to be unmasked
5	Reserved	
4	PIPE_CONTROL packet - Notify Enable	0
3	Master Error	Set when error occurs, cleared when error cleared
2	Sync Status	Toggled every SyncFlush Event
0	User Interrupt	0



1.1.7.1 HWSTAM — Hardware Status Mask Register

Hardware Status Mask Register

Register Type: MMIO_CS Address Offset: 2098h Project: All

Default Value: FFFF FFFFh Access: R/W, RO

Size (in bits): 32 Trusted Type: 1

The HWSTAM register has the same format as the Interrupt Control Registers. The bits in this register are "mask" bits that prevent the corresponding bits in the Interrupt Status Register from generating a "Hardware Status Write" (PCI write cycle). Any unmasked interrupt bit (HWSTAM bit set to 0) will allow the Interrupt Status Register to be written to the ISR location (within the memory page specified by the Hardware Status Page Address Register) when that Interrupt Status Register bit changes state.

Programming Note: to write the interrupt to the HWSP, the corresponding IMR bit must also be clear (enabled).

Bit	Description			
31:0	Hardware Status Mask Register			
	Project:	All		
	Default Value:	FFFFFFFh	DefaultVaueDesc	
	Format:	Array of Masks		
	refer to Error! Reference source not found. in Interrupt Control Register section for bit definitions, Reserved bits are RO			



1.1.7.2 IMR—Interrupt Mask Register

IMR—Interrupt Mask Register

Register Type: MMIO_CS
Address Offset: 20A8h
Project: All

Default Value: FFFF FFFFh Access: R/W, RO Size (in bits): 32

The IMR register is used by software to control which Interrupt Status Register bits are "masked" or "unmasked". "Unmasked" bits will be reported in the IIR, possibly triggering a CPU interrupt, and will persist in the IIR until cleared by software. "Masked" bits will not be reported in the IIR and therefore cannot generate CPU interrupts.

Bit				Description	
31:0	Interrupt N	Mask Bits			
	Project:	All			
	Default Va	lue: FFF	F FFFFh		
	Format:		ay of interrupt sk bits	Refer to Table 3-4 in Interrusection for bit definitions	upt Control Register
		ontains a bit mask biths in teh Interrup		nich interrupt bits (from the ISR er are RO) are reported in the IIR.
	Value	Name	Description		Project
	0h	Not Masked	Will be repo	rted in the IIR	All
	1h	Masked	Will not be r	eported in the IIR	All



1.1.7.3 Hardware-Detected Error Bit Definitions (for EIR, EMR, ESR)

This section defines the Hardware-Detected Error bit definitions and ordering that is common to the EIR, EMR and ESR registers. The EMR selects which error conditions (bits) in the ESR are reported in the EIR. Any bit set in the EIR will cause the Master Error bit in the ISR to be set. EIR bits will remain set until the appropriate bit(s) in the EIR is cleared by writing the appropriate EIR bits with '1'.

The following table describes the Hardware-Detected Error bits:

Hardware-Detected Error Bits

Bit	Description
31:5	Reserved: MBZ
4	Page Table Error: This bit is set when a Graphics Memory Mapping Error is detected. The cause of the error is indicated (to some extent) in the PGTBL_ER register.
	Note: This error indications can not be cleared except by reset (i.e., it is a fatal error).
	1 = Page table error
3	Memory Privilege Violation Error. This bit is set if a command in a non-secure batch buffer attempts an operation to the GGTT (this can only happen in commands that contain a PPGTT vs. GGTT selector). The command will be executed as if the selector bit indicated PPGTT and parsing will continue.
2	Command Privilege Violation Error. This bit is set if a command classified as privileged is parsed in a non-secure batch buffer. The command will be converted to a NOOP and parsing will continue.
1	Reserved: MBZ



EIR — Error Identity Register 1.1.7.3.1

EIR — Error Identity Register

Register Type: MMIO_CS Address Offset: 20B0h **Project:** ΑII

Default Value: 0000 0000h R/W, RO Access: Size (in bits):

The EIR register contains the persistent values of Hardware-Detected Error Condition bits. Any bit set in this register will cause the Master Error bit in the ISR to be set. The EIR register is also used by software to clear detected errors

Bit					Descri	ption							
31:16	Reserved	Project:	All	Forma	at:	MBZ							
15:0	Error Identit	y Bits											
	Project:		All										
	Default Value	e:	0h										
	Format:		Array of conditio		See	Table 1	I 5. ⊢	ardwai	e-Dete	ected I	Error	Bits	
				nt values of E									
	register. (Se reported in the software must	e Hardware- he Master Er st first clear t	Detected ror bit of the error	nt values of E Error Bits). the Interrupt by writing a '' lear the Mast	The log Status 1' to th	gical OF Registe e appro	R of aler. In priate	l (defin order t bit(s) i	ed) bits o clear n this f	s in thi an er ield. I	s reg ror co f requ	ister is ondition uired,	
	register. (Se reported in the software must	e Hardware- he Master Er st first clear t	Detected ror bit of he error ceed to o	Error Bits). the Interrupt by writing a "	The log Status 1' to th	gical OF Registe e appro	R of aler. In priate	l (defin order t bit(s) i	ed) bits o clear n this f	s in thi an er ield. I	s reg ror co f requ e RO	ister is ondition uired,	١,
	register. (Se reported in the software must software sho	e Hardware- he Master Er st first clear to ould then pro	Detected ror bit of he error ceed to c	Error Bits). the Interrupt by writing a 'allear the Mast	The log Status 1' to th ter Erro	gical OF Registe e appro	R of aler. In priate	l (defin order t bit(s) i	ed) bits o clear n this f	s in thi an er ield. I	s reg ror co f requ e RO	ister is ondition uired,).	١,
	register. (Se reported in the software muse software should be value	e Hardware- he Master Er st first clear t ould then pro- Name Error occurr	Detected ror bit of he error ceed to c	Error Bits). the Interrupt by writing a 'dear the Mast	The log Status 1' to th ter Erro	gical OF Registe e appro	R of aler. In priate	l (defin order t bit(s) i	ed) bits o clear n this f	s in thi an er ield. I	s reg ror co f requ e RO	ister is ondition uired, o. Project	,



1.1.7.3.2 EMR—Error Mask Register

EMR—Error Mask Register

Register Type: MMIO_CS
Address Offset: 20B4h
Project: All

Default Value: FFFF FFFFh Access: R/W, RO Size (in bits): 32

The EMR register is used by software to control which Error Status Register bits are "masked" or "unmasked". "Unmasked" bits will be reported in the EIR, thus setting the Master Error ISR bit and possibly triggering a CPU interrupt, and will persist in the EIR until cleared by software. "Masked" bits will not be reported in the EIR and therefore cannot generate Master Error conditions or CPU interrupts. Reserved bits are RO.

Bit				Desc	ription		
31:16	Reserved	Project:	All	Format:	MBZ		
15:0	Error Mask	Bits					
	Project:	Д	All				
	Default Val	ue: F	FFF FFDF	-h			
	Format:		array of err condition m	·	e Table 1 5.	Hardware-Detec	cted Error Bits
	This registe the EIR.	er contains a bit r	mask that	selects which o	error conditio	n bits (from the E	ESR) are reported in
	Value	Name	Des	cription			Project
	0h	Not Masked	Will	be reported in	the EIR		All
	1h	Masked	Will	not be reporte	d in the EIR		All



1.1.7.3.3 ESR—Error Status Register

ESR—Error Status Register

Register Type: MMIO_CS
Address Offset: 20B8h
Project: All

Default Value: 0000 0000h

Access: RO Size (in bits): 32

The ESR register contains the current values of all Hardware-Detected Error condition bits (these are all by definition "persistent"). The EMR register selects which of these error conditions are reported in the persistent EIR (i.e., set bits must be cleared by software) and thereby causing a Master Error interrupt condition to be reported in the ISR.

Bit				Desc	ription		
31:16	Reserved	Project:	All	Format:	MBZ		
15:0	Error Status	Bits					
	Project:	Α	I				
	Default Value	e: Ol	า				
	Format:		rray of error andition bits		ee Table 1 5.	Hardware-Dete	cted Error Bits
	This register	contains the no	on-persisten	t values of a	all hardware-o	letected error co	ondition bits.
	Value	Name	Descr	iption			Project
	1h	Error Condition Detected	Error (Condition de	etected		All



1.1.8 Logical Context Support

BB_ADDR—Batch Buffer Head Pointer Register 1.1.8.1

BB_ADDR—Batch Buffer Head Pointer Register

Register Type: MMIO CS Address Offset: 2140h

Project:

Default Value: 0000 0000 0000 0000h

RO Access: Size (in bits):

This register contains the current DWord Graphics Memory Address of the last-initiated batch buffer.

Programming Restriction:This register should NEVER be programmed by driver, this is for HW internal use only.

Bit				Desc	cription		
31:2	Batch Buf Pointer	fer Head Pr	oject:	All Fo	ormat:	GraphicsAddress[31:2]	
		fetching comman	_	•	•	dress where the last initiated last initiated last initiated last initiated last will be 0	
1	Reserved	Project:	All	Format:	MBZ		
0	Valid						
	Project:	Al	I				
	Default Val	ue: 0h	1				
	Format:	U ²	1				
	Value	Name	De	escription			Project
	0h	Invalid	Ва	tch buffer Inval	id		All
	1h	Valid	Ва	tch buffer Valid			All
		•	•				



1.1.8.2 BB_STATE – Batch Buffer State Register

BB_STATE – Batch Buffer State Register

Register Type: MMIO_CS
Address Offset: 2110h
Project: All

Default Value: 0000 0000h

Access: RO Size (in bits): 32

This register contains the attributes of the last batch buffer initiated from the Ring Buffer. These include the memory space select and security indicator.

This register should *not* be written by software. These fields should only get written by a context restore. Software should always set these fields via the MI_BATCH_BUFFER_START command when initiating a batch buffer.

This register is saved and restored with context.

Bit				Desc	ription			
31:6	Reserved	Project:	All	Format:	MBZ			
5	Buffer Secu	urity Indicator						
	Project:	A	All					
	Default Valu	ie: C)h					
	Format:	N	VI_BufferSe	ecurityType				
	(GGTT) mer accessed via Note: This fi	mory. It will be a the GGTT.	accessed v	ia the PPGT	If clear, thisnd may not be	s batch buffer	s nor access privile r is secure and will s the Buffer Securit	be
	Value	Name		Des	cription		Proj	ect
	0h	MIBUFFER_S	SECURE	Loc	ated in GGTT	memory	All	
	1h	MIBUFFER_N	NONSECUF	RE Loc	ated in PPGT	T memory	All	
4	Batch Buffe	er Encryped E	nable					
4	Batch Buffe Project:		nable					
4		μ.		De	efaultVaueDes	SC	-	
4	Project:	ie: C	All	De	rfaultVaueDes		matDesc	
4	Project: Default Valu Format: The Comma	re: (All Dh J1 ill request b	atch buffer d	ata from serpe	For ent memory if	matDesc f this bit is enabled.	lf



1.1.8.3 CCID—Current Context Register

CCID—Current Context Register

Register Type: MMIO_CS
Address Offset: 2180h
Project: All

Default Value: 0000 0000h Access: R/W Size (in bits): 32

This register contains the current "logical rendering context address" associated with the ring buffer.

Programming Note: The CCID register must not be written directly (via MMIO) unless the Command Streamer is completely idle (i.e., the Ring Buffer is empty and the pipeline is idle). Note that, under normal conditions, the CCID register should only be updated from the command stream using the MI_SET_CONTEXT command.

-	T						
Bit				Desc	ription		
31:11	Logical Ren	der Context	Addres	s (LRCA)			
	Project:		All				
	Default Value):	0h				
	Address:		Graphic	sAddress[31:11]			
	This field co	ontains the 4 Context. Bit	4 KB-aliç 11 MB	gned Graphics I Z.	Memory Address	s of the currer	nt Logical
	This registe Context) if I details.	r will point t oaded using	o a Logi g MI_SE	cal Pipeline Co T_CONTEXT.	ntext (a subset of See Error! Ref	of a Logical R erence sourc	endering e not found. for
	Select set to	Physical Mai	n Memo	ry, this field conta	MI_SET_CONTE ins the 2 KB-aligr al Pipeline Contex	ned "Effective L	
10	Reserved	Project:	All	Format:	MBZ		
8	Reserved	Project:	All	Format:	Must be '1'		
7:4	Reserved	Project:	All			Format:	MBZ



0	Valid			
	Project:	All		
	Default Va	llue: 0h		
	Format:	U1		
	Value	Name	Description	Project
	Oh	Name Invalid	Description The other fields of this register are invalid. A switch away from the context will not invoke a context save operation.	Project All

1.1.8.4 CXT_SIZE—Context Sizes

CXT_SIZE—Context Sizes

Register Type: MMIO_CS

Address Offset: Write: 21A8h, Read: 21A0h

Project: All

Default Value: 1E0CDDD3h Access: Read/32 bit Write

Size (in bits): 32

Bit			Description	
31:30	Reserved	Project: All	Format: MBZ	
29:24	Power Context	Size		
	Project:	All		
	Default Value:	1Eh	DefaultVaueDesc	
	Format:	U32		FormatDesc
	BitFieldDesc			
23:18	Ring Context S	ize		
	Project:	All		
	Default Value:	3h	DefaultVaueDesc	
	Format:	U32		FormatDesc
	BitFieldDesc			
17:12	Render Context	t Size		
	Project:	All		
	Default Value:	Dh	DefaultVaueDesc	
	Format:	U32		FormatDesc
	BitFieldDesc			



11:6	Extended Context	Size		
	Project:	All		
	Default Value:	37h	DefaultVaueDesc	
	Format:	U32		FormatDesc
	BitFieldDesc			
5:0	3D Pipeline State C	Context Size		
	Project:	All		
	Default Value:	13h	DefaultVaueDesc	
	Format:	U32		FormatDesc
	BitFieldDesc			



1.1.8.5 CXT_PIPESTATEBASE — Pipeline State Base Address

CXT_PIPESTATEBASE — Pipeline State Base Address

Register Type: MMIO_CS
Address Offset: 21B0h
Project: DevSNB
Default Value: 00000000h
Access: R/W
Size (in bits): 32

This register contains the base address where the pipeline state data is saved when PSMI interruption granularity in

GFX_MODE is set to mid-triangle

Bit				Description			
31:12	Pipeline State Base	e Address					
	Project:	All					
	Default Value:	0h		Invalid bas	se address		
	Format:	Address				Page Bas	e Address
	Programming No	tas					
		tes ust be 4 contiguou	ıs pages a	llocated with	this base a	address to sup	port 8 pipeline
11:1	There mu state specific	ıst be 4 contiguou	us pages a	llocated with	this base a	address to sup	port 8 pipeline MBZ
11:1	There mu state specific	est be 4 contiguou cific context data	us pages a	llocated with	this base a		



1.1.9 Pipelines Statistics Counter Registers

These registers keep continuous count of statistics regarding the 3D pipeline. They are saved and restored with context but should not be changed by software except to reset them to 0 at context creation time. These registers may be read at any time; however, to obtain a meaningful result, a pipeline flush just prior to reading the registers is necessary in order to synchronize the counts with the primitive stream.

1.1.9.1 IA_VERTICES_COUNT — Reported Vertices Counter

		IA_VERTICES_COUNT
Register Ty	уре:	MMIO_CS
Address O	ffset:	2310h
Project:		All
Default Val	lue:	0000000h; 0000000h;
Access:		R/W
Size (in bit	s):	64
Trusted Ty	pe:	1
This registe	r store	s the count of vertices processed by VF. This register is part of the context save and restore.
Bit		Description
63:0	IA Ve	ertices Count Report
		number of vertices fetched by the VF stage. This count is updated for every input vertex as long tatistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the 3D Volume.)

1.1.9.2 IA_PRIMITIVES_COUNT — Reported Vertex Fetch Output Primitives Counter

	IA_PRIMITIVES_COUNT
Register Ty	ype: MMIO_CS
Address O	ffset: 2318h
Project:	All
Default Val	ue: 0000000h; 0000000h;
Access:	R/W
Size (in bit	s): 64
Trusted Ty	pe: 1
This registe	r stores the count of primitives generated by VF. This register is part of the context save and restore.
Bit	Description
63:0	IA Primitives Count Report
	Total number of primitives output by the Vertex Fetch (IA) stage. This count is updated for every primitive <i>output</i> by the VF stage, as long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the <i>3D</i> Volume.)



1.1.9.3 GS_INVOCATION_COUNT — Reported Geometry Shader Thread Invocation Counter

GS_INVOCATION_COUNT

Register Type: MMIO_CS
Address Offset: 2328h
Project: All

Default Value: 00000000h; 00000000h;

Access: R/W Size (in bits): 64 Trusted Type: 1

This register stores the number of invoked geometry shader threads. This register is part of the context save and restore.

Bit	Description
63:0	GS Invocation Count Number of geometry shader threads invoked by the GS stage. Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.)



1.1.9.4 GS_PRIMITIVES_COUNT — Reported Geometry Shader Output Primitives Counter

GS_PRIMITIVES_COUNT

Register Type: MMIO_CS
Address Offset: 2330h
Project: All

Default Value: 00000000h; 00000000h;

Access: R/W Size (in bits): 64 Trusted Type: 1

This register reflects the total number of primitives that have been output by the Geometry Shader stage. This register is part of the context save and restore.

Bit	Description
63:0	GS Primitives Count
	Total number of primitives output by the geometry stage. Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the <i>3D</i> Volume.)

1.1.9.5 CL_INVOCATION_COUNT— Reported Clipper Thread Invocation Counter

		CL_INVOCATION_COUNT
Register T	уре:	MMIO_CS
Address O	ffset:	2338h
Project:		All
Default Va	lue:	0000000h; 0000000h;
Access:		R/W
Size (in bit	s):	64
Trusted Ty	pe:	1
This registe	er store	es the count of objects entering the Clipper stage. This register is part of the context save and restore.
Bit		Description
63:0	CL I	nvocation Count Report
		ber of objects entering the clipper stage. Updated only when Statistics Enable is set in 2_STATE (see the Clipper Chapter in the 3D Volume.)



1.1.9.6 CL_PRIMITIVES_COUNT— Reported Clipper Output Primitives Counter

	CL_PRIMITIVES_COUNT
Register Type	e: MMIO_CS
Address Offs	et: 2340h
Project:	All
Default Value	e: 0000000h; 0000000h;
Access:	R/W
Size (in bits):	64
Trusted Type	: 1
This register recontext save a	eflects the total number of primitives that have been output by the clipper. This register is part of the and restore.
Bit	Description
63:0 C	Clipped Primitives Output Count
b	Total number of primitives output by the clipper stage. This count is updated for every primitive <i>output</i> by the clipper stage, as long as Statistics Enable is set in SF_STATE (see the Clipper and SF Chapters in the <i>3D</i> Volume.)



1.1.9.7 PS_DEPTH_COUNT — Reported Pixels Passing Depth Test counter

PS_DEPTH_COUNT

Register Type: MMIO_CS
Address Offset: 2350h
Project: All

Default Value: 00000000h; 00000000h;

Access: R/W Size (in bits): 64 Trusted Type: 1

This register stores the value of the count of pixels that have passed the depth test. This register is part of the context save and restore. Note that the value of this register can be obtained in a pipeline-synchronous fashion without a pipeline flush by using the 3DCONTROL command. See 3D Overview in the 3D volume.

Bit	Description
63:0	Depth Count
	This register reflects the total number of pixels that have passed the depth test (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the <i>3D</i> volume for details. Pixels that pass the depth test but fail the stencil test will <i>not</i> be counted.

1.1.9.8 TIMESTAMP — Reported Timestamp Count

TIMESTAMP — Reported Timestamp Count

Register Type: MMIO_CS Address Offset: 2358h Project: All

Default Value: 0000 0000 0000 0000h

Access: RO. This register is *not* set by the context restore.

Size (in bits): 64

This register provides an elapsed real-time value that can be used as a timestamp for GPU events over short periods of time. Note that the value of this register can be obtained in a 3D pipeline-synchronous fashion without a pipeline flush by using the PIPE_CONTROL command. See 3D Geometry Pipeline in the "3D and Media" volume.

This register (effectively) counts at a constant frequency by adjusting the increment amount according to the actual reference clock frequency. SW therefore does not need to know the reference clock frequency.

This register is *not* reset by a <u>graphics</u> reset. It will maintain its value unless a full chipset reset is performed.

Bit				Description			
63:36	Reserved Project:	All				Format:	MBZ
31:0	BitFieldName This register represents	Project:	All	Format:	U32		
	This register represents	00 113 01 11111	С.				



1.1.9.9 SO_NUM_PRIMS_WRITTEN— Reported Stream Output Num Primitives Written Counter [DevSNB]

SO_NUM_PRIMS_WRITTEN— Reported Stream Output Num Primitives Written Counter

Register Type: MMIO_CS
Address Offset: 2288h
Project: DevSNB

Default Value: 0000 0000 0000 0000h

Access: RO. This register is set by the context restore.

Size (in bits): 64

This register is used to (indirectly) count the number of primitives which GS threads have successfully written to Streamed Vertex Output buffers. This register is part of the context save and restore.

[Errata] This regiser gets reset when write happens to register 2380h.

Bit		De	scription		
63:0	Num Prims Written Count	Project:	All	Format:	U64
	This count is incremented (by or Write message with the Increme Geometry Shader and Data Por	ent Num Prims V	Vritten bit set in		



1.1.9.10 SO_PRIM_STORAGE_NEEDED — Reported Stream Output Primitive Storage Needed Counter

SO_PRIM_STORAGE_NEEDED — Reported Stream Output Primitive Storage Needed Counter

Register Type: MMIO_CS
Address Offset: 2280h
Project: DevSNB

Default Value: 0000 0000 0000 0000h

Access: RO. This register is set by the context restore.

Size (in bits): 64

This register is used to (indirectly) count the number of primitives which GS threads would have written to Streamed Vertex Output buffers if all buffers had been large enough to accommodate the writes. This register is part of the context save and restore.

[Errata] This register gets reset when write happens to register 2388h

Bit		De	scription		
63:0	Prim Storage Needed Count	Project:	All	Format:	U64
	This count is incremented (by one Write message with the Incremer Geometry Shader and Data Port	nt Prim Storage	Needed bit set		



1.1.10 Predicate Render Registers

1.1.10.1 MI_PREDICATE_SRC0 - Predicate Rendering Temporary Register0

MI_PREDICATE_SRC0 - Predicate Rendering Temporary Register0

Register Type: MMIO_CS **Address Offset:** 2400-2407h

Project: All

Default Value: 0000 0000 0000 0000h

Access: R/W Size (in bits): 64

Bit Description

63:0 MI_PREDICATE_SRC0 Project: All Format:

This register is a temporary register for Predicate Rendering. See *Predicate Rendering* section for more details.

MI_PREDICATE_SRC1- Predicate Rendering Temporary Register1

MI_PREDICATE_SRC1 - Predicate Rendering Temporary Register1

Register Type: MMIO_CS **Address Offset:** 2408-240Fh

Project: All

1.1.10.2

Default Value: 0000 0000 0000 0000h

Access: R/W Size (in bits): 64

Bit Description

63:0 MI_PREDICATE_SRC1 Project: All Format:
This register is a temporary register for Predicate Rendering. See Predicate Rendering section for more details.



1.1.10.3 MI_PREDICATE_DATA- Predicate Rendering Data Storage

MI_PREDICATE_DATA - Predicate Rendering Data Storage

Register Type: MMIO_CS **Address Offset:** 2410-2417h

Project: All

Default Value: 0000 0000 0000 0000h

Access: R/W Size (in bits): 64

Bit

Description

63:0 MI_PREDICATE_DATA Project: All Format:

This register is used either as computed value based off the MI_PREDICATE_SRC0 and MI_PREDICATE_SRC1 or a temporary register. See Predicate Rendering section for more details.

1.1.10.4 MI_PREDICATE_RESULT – Predicate Rendering Data Result

MI_PREDICATE_RESULT - Predicate Rendering Data Result

Register Type: MMIO_CS
Address Offset: 2418h
Project: All

Default Value: 0000 0000h

Access: RO Size (in bits): 32

Bit	Description	
31:1	Reserved Project: All Format: MBZ	
0	MI_PREDICATE_RESULT Project: All This bit is the result of the last MI_PREDICATE.	Format:



1.1.11 AUTO_DRAW Registers

1.1.11.1 3DPRIM_END_OFFSET – Auto Draw End Offset

3DPRIM_END_OFFSET - Auto Draw End Offset **Register Type:** MMIO_CS Address Offset: 2420-2423h Project: 0000 0000h **Default Value:** Access: R/W Size (in bits): 32 Bit **Description End Offset** Format: U32 31:0 Project: ΑII This register is used to store the end offset value used by the Vertex Fetch to determine when to stop processing the 3D_PRIMITIVE command. This register is valid when the End Offset Enable is set in the 3D_PRIMITIVE command.

1.1.11.2 3DPRIM_START_VERTEX – Load Indirect Start Vertex

Register T	vpe: MMIO CS				
	Offset: 2430-2433h				
Project:	All				
Default Va	lue: 0000 0000h				
Access:	R/W				
Size (in bi	: s) : 32				
Bit			Description	n	
31:0	Start Vertex	Project:	All	Format:	U32
	This register is used to Enable is set.	o store the Start Vert	ex of the 3D_PF	RIMITIVE command when L	oad Indirec



1.1.11.3 3DPRIM_VERTEX_COUNT - Load Indirect Vertex Count

3DPRIM_VERTEX_COUNT - Load Indirect Vertex Count

Register Type: MMIO_CS Address Offset: 2434-2437h

Project: All

Default Value: 0000 0000h Access: R/W Size (in bits): 32

Bit Description

31:0 Vertex Count Project: All Format: U32

This register is used to store the Vertex Count of the 3D_PRIMITIVE command when Load Indirect

Enable is set.

1.1.11.4 3DPRIM_INSTANCE_COUNT - Load Indirect Instance Count

3DPRIM INSTANCE COUNT - Load Indirect Instance Count

Register Type: MMIO_CS
Address Offset: 2438-243Bh

Project: All

Default Value: 0000 0000h Access: R/W Size (in bits): 32

Bit Description

31:0 Instance Count Project: All Format:

This register is used to store the Instance Count of the 3D_PRIMITIVE command when Load Indirect

Enable is set.



1.1.11.5 3DPRIM_START_INSTANCE - Load Indirect Start Instance

3DPRIM_START_INSTANCE - Load Indirect Start Instance

Register Type: MMIO_CS

Address Offset: 243C-243Fh

Project: All

Default Value: 0000 0000h

Access: R/W

Size (in bits): 32

Bit	Description							
31:0	Start Vertex	Project:	All	Format: U32				
	This register is used Enable is set.	to store the Start Insta	nce of the	3D_PRIMITIVE command when Load Indirect				

1.1.11.6 3DPRIM_BASE_VERTEX – Load Indirect Base Vertex

3DPRIM_BASE_VERTEX - Load Indirect Base Vertex

Register Type: MMIO_CS **Address Offset:** 2440-2443h

Project: Al

Default Value: 0000 0000h Access: R/W Size (in bits): 32

Bit Description

31:0 Base Vertex Project: All Format: S31

This register is used to store the Base Vertex of the 3D_PRIMITIVE command when Load Indirect Enable is set.



1.1.12 MMIO Registers for GPGPU Indirect Dispatch

This register is normally written with the MI_LOAD_REGISTER_MEMORY command rather than from the CPU.

1.1.12.1 TS_GPGPU_THREADS_DISPATCHED - Count Active Channels Dispatched

TS_GPGPU_THREADS_DISPATCHED							
Register Typ	e: MMIO_CS						
Address Offs	et: 2290h						
Project: All							
Security: None							
Default Value	e: 0000 0000 0000 0000h						
Access:	R/W						
Size (in bits):	64						
Trusted Type	: 1						
	s used to count the number of active channels that TS sends for dispatch. For each dispatch the active cution mask are summed and added to this register. This register is reset when a write occurs to 2290h						
Bit	Description						
	GPGPU_THREADS_DI Project: All Format: U64 SPATCHED						
	This count is increased by the number of active bits in the execution mask each time the TS sends a GPGPU dispatch.						



1.1.13 Performance Statistics Registers

1.1.13.1 OACONTROL – Observation Architecture Control

OACONTROL – Observation Architecture Control

Register Type: MMIO Address Offset: 2360h Project: All

Default Value: 00000000h Access: R/W Size (in bits): 32

This register is used to program the OA unit.

[DevSNB B {W/A}] If software intends to reset the OA buffer to start a new one, after clearing the **Timer Enable** bit, software must check to see if the head pointer in **OASTATUS2** is <u>greater than</u> the tail pointer in **OASTATUS1**. If so software must program the head pointer to a value less than the current head pointer value. This must be done <u>before</u> the buffer becomes active again

Bit	Description							
DIL	Societion							
31:12	Select Context ID							
	Project: All							
	Specifies the context ID of the one context that affects the performance counters. All other contexts are ignored.							
11:6	Timer Period Project: All Format: Select							
	Specifies the period of the timer strobe as a function of the minimum TIME_STAMP resolution. The period is determined by selecting a specified bit from the TIME_STAMP register as follows:							
	StrobePeriod = MinimumTimeStampPeriod * 2 ^{TimerPeriod}							
	The exponent is defined by this field.							
	Note: The TIME_STAMP is not reset at start time so the phase of the strobe is not synchronized with the enable of the OA unit. This could result in approximately a full StrobePeriod elapsing prior to the first trigger. Usage for this mechanism should be time based periodic triggering, typically.							



OACONTROL – Observation Architecture Control

5 Timer Enable

Project: All

Default Value: 0h Disabled

Format: Enable

This field enables the timer logic to output a periodic strobe, as defined by the Timer Period. When disabled the timer output is not asserted.

Value	Name	Description	Project
0h	Disable	Counter does not get written out on regular interval	All
1h	Enable	Counter gets written out on regular intervals, defined by the Timer Period	All

4:2 Counter Select

Project: All

Default Value: 0h Write 64 bytes

Format: Counter size Select

This field when reset (i.e. bit = 0) selects the first 64B with time-stamp, REPORT_ID and 13 counters. When this bit is 1, second 64B write with 16 counters are written out.

Value	Size	Description	Project
001b	128bytes	Write 128 Bytes containing: RPT_ID, TIME_STAMP, and the A-Cntr 0-12 counters A-Cntr 13-28 counters.	All
011b	196bytes	Write 196 Bytes containing. RPT_ID, TIME_STAMP, and the A-Cntr 0-12 counters A-Cntr 13-28 counters. B-Cntr 0-3 counters. C-Cntr 0-11 counters.	All

1 Specific Context Enable

Project: All

Default Value: 0h All contexts considered

Mask: MMIO(0x2000)#16

Format: U32 FormatDesc

Enables counters to work on a context specific workload. The context is given by bits 31:12

[DevSNB A] Must be set to '1' (context aware)



	OACONTROL – Observation Architecture Control									
	Oh Disable All contexts are considered All									
	1h	Enable	Only the contexts with the Select Context ID are considered	All						
0	Performa Enable	ance Counter P	roject: All Format: Enable							
	Global performance counter enable. If clear, no counting will occur. MI_REPORT_PERF_COUN undefined when clear.									

When either the MI_REPORT_PERF_COUNT command is received or the internal Report Triggering logic fires following 64 byte cache lines are written to memory. There are five formats as defined by the Counter Select within the OACONTROL word. The RPT_ID always stored in the lowest addressed DWord.

Counter Select = 000

A-Cntr 0	A-Cntr 1	A-Cntr 2	A-Cntr 3	A-Cntr 4	TIME_STAMP		RPT_ID
A-Cntr 5	A-Cntr 6	A-Cntr 7	A-Cntr 8	A-Cntr 9	A-Cntr 10	A-Cntr 11	A-Cntr 12

Counter Select = 001

A-Cntr 0	A-Cntr 1	A-Cntr 2	A-Cntr 3	A-Cntr 4	TIME_STAMP		RPT_ID	
A-Cntr 5	A-Cntr 6	A-Cntr 7	A-Cntr 8	A-Cntr 9	A-Cntr 10	A-Cntr 11	A-Cntr 12	
A-Cntr 13	A-Cntr 14	A-Cntr 15	A-Cntr 16	A-Cntr 17	A-Cntr 18	A-Cntr 19	A-Cntr 20	
A-Cntr 21	A-Cntr 22	A-Cntr 23	A-Cntr 24	A-Cntr 25	A-Cntr 26	A-Cntr 27	A-Cntr 28	



Counter Select = 010

A-Cntr 0	A-Cntr 1	A-Cntr 2	A-Cntr 3	A-Cntr 4	TIME_STAMP		RPT_ID
A-Cntr 5	A-Cntr 6	A-Cntr 7	A-Cntr 8	A-Cntr 9	A-Cntr 10	A-Cntr 11	A-Cntr 12
C-Cntr 3	C-Cntr 2	C-Cntr 1	C-Cntr 0	B-Cntr 3	B-Cntr 2	B-Cntr 1	B-Cntr 0
C-Cntr 11	C-Cntr 10	C-Cntr 9	C-Cntr 8	C-Cntr 7	C-Cntr 6	C-Cntr 5	C-Cntr 4

Counter Select = 011

A-Cntr 0	A-Cntr 1	A-Cntr 2	A-Cntr 3	A-Cntr 4	TIME_STAMP		RPT_ID
A-Cntr 5	A-Cntr 6	A-Cntr 7	A-Cntr 8	A-Cntr 9	A-Cntr 10	A-Cntr 11	A-Cntr 12
A-Cntr 13	A-Cntr 14	A-Cntr 15	A-Cntr 16	A-Cntr 17	A-Cntr 18	A-Cntr 19	A-Cntr 20
A-Cntr 21	A-Cntr 22	A-Cntr 23	A-Cntr 24	A-Cntr 25	A-Cntr 26	A-Cntr 27	A-Cntr 28
C-Cntr 3	C-Cntr 2	C-Cntr 1	C-Cntr 0	B-Cntr 3	B-Cntr 2	B-Cntr 1	B-Cntr 0
C-Cntr 11	C-Cntr 10	C-Cntr 9	C-Cntr 8	C-Cntr 7	C-Cntr 6	C-Cntr 5	C-Cntr 4

Counter Select = 100

C-Cntr 3	C-Cntr 2	C-Cntr 1	C-Cntr 0	INST ADD	TIME_STAN	ИР	RPT_ID
C-Cntr 11	C-Cntr 10	C-Cntr 9	C-Cntr 8	C-Cntr 7	C-Cntr 6	C-Cntr 5	C-Cntr 4



1.1.13.2 OASTATUS1 – Observation Architecture Status Register

Register 7		STATUS1—Observation A	Architecture Status Re	gistei			
_	Offset: 2364	-					
Project:	All						
Default Va		00000h					
Access: Size (in bi	R/W its): 32						
		to program the OA unit.					
Bit		С	Description				
31:6	Tail Ppoin	ter					
	Project:	All					
	when repor based write When OA	Virtual address of the internal trigger based buffer and it is updated for every 64B cacheline write to memory when reporting via internal trigger. This pointer will not be updated for MI_REPORT_PERF_COUNT command based writes. When OA is enabled, this address must be programmed by SW to the base address of the internal trigger base mechanism.					
5:3	Inter Trigg	Inter Trigger Report Buffer Size					
0.0							
	Project:	All					
	Default Va	lue: 0h	All context considered				
	Default Va	lue: 0h adicates the size of buffer for internal trig 4 pages (i.e. 16KB).	ger mechanism. This field is progr	rammed in terms of			
	Default Va This field in multiple of	lue: 0h ndicates the size of buffer for internal trig 4 pages (i.e. 16KB). Description	ger mechanism. This field is progr	rammed in terms of			
	Default Va This field in multiple of	lue: 0h adicates the size of buffer for internal trig 4 pages (i.e. 16KB).	ger mechanism. This field is progr	rammed in terms of			
	Default Va This field in multiple of Value 0b	lue: 0h ndicates the size of buffer for internal trig 4 pages (i.e. 16KB). Description 16KB	ger mechanism. This field is progr	rammed in terms of			
	Default Va This field in multiple of Value 0b 1b	lue: 0h Indicates the size of buffer for internal trig 4 pages (i.e. 16KB). Description 16KB 32KB	eger mechanism. This field is programmed and project All All	rammed in terms of			
	Default Va This field in multiple of Value 0b 1b 2	lue: 0h ndicates the size of buffer for internal trig 4 pages (i.e. 16KB). Description 16KB 32KB 48KB	Project All All All	rammed in terms of			
	Default Va This field in multiple of Value 0b 1b 2 3	lue: 0h Indicates the size of buffer for internal trig 4 pages (i.e. 16KB). Description 16KB 32KB 48KB 64KB	Project All All All All	rammed in terms of			
	Default Va This field in multiple of Value 0b 1b 2 3 4	lue: 0h Indicates the size of buffer for internal trig 4 pages (i.e. 16KB). Description 16KB 32KB 48KB 64KB 80KB	Project All All All All All	rammed in terms of			
	Default Va This field in multiple of Value 0b 1b 2 3 4 5	lue: 0h Indicates the size of buffer for internal trig 4 pages (i.e. 16KB). Description 16KB 32KB 48KB 64KB 80KB 96KB	Project All All All All All All All All	rammed in terms of			
2	Default Value Ob 1b 2 3 4 5 6	lue: 0h Indicates the size of buffer for internal trig 4 pages (i.e. 16KB). Description 16KB 32KB 48KB 64KB 80KB 96KB 112KB 128KB	Project All All All All All All All All All Al	rammed in terms of			
2	Default Va This field in multiple of Value 0b 1b 2 3 4 5 6 7 Counter Cerror	lue: 0h Indicates the size of buffer for internal trig 4 pages (i.e. 16KB). Description 16KB 32KB 48KB 64KB 80KB 96KB 112KB 128KB	Project All All All All All All All All All Al	rammed in terms of			



1	Buffer Overflow						
	Project:	All					
	Default Value:	0h					
	This bit is set when th	e Tail-pointer - H	laad nair	tor - may in	taman tulaman kuttan alaa		
	This sit is set when the	o ran pointor Ti	ieau poii	ilei > max in	ternal trigger buller size		
0	Report Lost Error		All	Format:	Enable		
0	Report Lost Error This bit is set if the Re	Project:	All uested to	Format:			

1.1.13.3 OASTATUS2 – Observation Architecture Status Register

		OASTATUS2	— Observ	ation A	Architecture Status Register			
Register Ty	уре:	MMIO						
Address O	ffset:	2368h						
Project:		All						
Default Val	ue:	00000000h						
Access:		RO						
Size (in bit	s):	32						
This regist	er is u	sed to program th	ne OA unit.					
Bit				D	Description			
31:6	Head	Pointer						
	Projec	ot:	All					
	Virtual address of the internal trigger based buffer that is updated by software after consuming from the report buffer. This pointer must be updated by SW for internal trigger base buffer only.							
5:0	Rese	rved	Project:	All	Format: MBZ			



1.1.13.4 OABUFFER – Observation Architecture Buffer

OABUFFER—Observation Architecture Status Register

Register Type: MMIO
Address Offset: 23B0h
Project: All
Default Value: 00000000h

Access: RW
Size (in bits): 32

This register is used to program the OA unit.

[DevSNB A{W/A}] This offset does not exist. Instead, the value is set during the tail address MMIO write to the same data value as the tail address (0x2364).

[DevSNB C+] This MMIO must be set before the OASTATUS1 and OASTATUS2 registers

Bit	Description								
31:6	Report Buffer Offset								
	Project: This field specifie	All s 64B aligned GFX MEM a	address where the	e chap counter value	es are reported.				
5:0	Reserved	Project:	All	Format:	MBZ				

1.1.13.5 OASTARTTRIG1 – Observation Architecture Start Trigger

OASTARTTRIG1—Observation Architecture Buffer										
Register T	Register Type: MMIO									
Address O	Offset: 238Ch									
Project: All										
Default Val	lue: 00000000h									
Access:	RW									
Size (in bit	ss): 32									
This regist	ter is used to program the OA unit.									
Bit	Description									
31:16	Reserved Project: All Format: MBZ									
15:0	Threshold Value Project: All Format: U16 Threshold value for the compare logic within the trigger logic									



1.1.13.6 OASTARTTRIG2 – Observation Architecture Start Trigger

	OASTARTTRIG2—Observation Architecture Start Trigger
Register Ty	
	ffset: 2388h
Project:	All
Default Val	ue: 00000000h
Access:	RW
Size (in bit	s): 32
This regist	ter is used to program the OA unit.
Bit	Description
31	event select 3, to select between Boolean and NOA event for the counter 4 to count
	0 NOA
	1 Boolean
30	event select 2, to select between Boolean and NOA event for the counter 3 to count
	0 NOA
	1 Boolean
29	event select 1, to select between Boolean and NOA event for the counter 2 to count
	0 NOA
	1 Boolean
28	event select 0, to select between Boolean and NOA event for the counter 1 to count
	0 NOA
	1 Boolean
27:24	Reserved
23	Threshold Enable
	Enable the threshold compare logic within the trigger logic.
22	Invert D Enable 0
	Invert the specified signal at the D stage of the trigger logic.
21	Invert C Enable 1
	Invert the specified signal at the C stage of the trigger logic.
20	Invert C Enable 0
	Invert the specified signal at the C stage of the trigger logic.



	OASTARTTRIG2—Observation Architecture Start Trigger
19	Invert B Enable 3
	Invert the specified signal at the B stage of the trigger logic.
18	Invert B Enable 2
	Invert the specified signal at the B stage of the trigger logic.
17	Invert B Enable 1
	Invert the specified signal at the B stage of the trigger logic.
16	Invert B Enable 0
	Invert the specified signal at the B stage of the trigger logic.
15	Invert A Enable 15
	Invert the specified signal at the A stage of the trigger logic.
14	Invert A Enable 14
	Invert the specified signal at the A stage of the trigger logic.
13	Invert A Enable 13
	Invert the specified signal at the A stage of the trigger logic.
12	Invert A Enable 12
	Invert the specified signal at the A stage of the trigger logic.
11	Invert A Enable 11
	Invert the specified signal at the A stage of the trigger logic.
10	Invert A Enable 10
	Invert the specified signal at the A stage of the trigger logic.
9	Invert A Enable 9
	Invert the specified signal at the A stage of the trigger logic.
8	Invert A Enable 8
	Invert the specified signal at the A stage of the trigger logic.
7	Invert A Enable 7
	Invert the specified signal at the A stage of the trigger logic.
6	Invert A Enable 6
	Invert the specified signal at the A stage of the trigger logic.



	OASTARTTRIG2—Observation Architecture Start Trigger
5	Invert A Enable 5
	Invert the specified signal at the A stage of the trigger logic.
4	Invert A Enable 4
	Invert the specified signal at the A stage of the trigger logic.
3	Invert A Enable 3
	Invert the specified signal at the A stage of the trigger logic.
2	Invert A Enable 2
	Invert the specified signal at the A stage of the trigger logic.
1	Invert A Enable 1
	Invert the specified signal at the A stage of the trigger logic.
0	Invert A Enable 0
	Invert the specified signal at the A stage of the trigger logic.

1.1.13.7 OASTARTTRIG3 – Observation Architecture Start Trigger

	OASTARTTRIG3—Obs	ervation	Arch	itecture Star	t Trigger	
Register Ty	ype: MMIO					
Address O	ffset: 2384h					
Project:	All					
Default Val	ue: 00000000h					
Access:	RW					
Size (in bit	s): 32					
This regist	ter is used to program the OA unit.					
Bit		Des	criptio	n		
31:28	NOA Signal Select 15	Project:	All	Format:	U4	
	Select 1 of the 16 input NOA signals					
27:24	NOA Signal Select 14	Project:	All	Format:	U4	
	Select 1 of the 16 input NOA signals					
23:20	NOA Signal Select 13	Project:	All	Format:	U4	
	Select 1 of the 16 input NOA signals					
19:16	NOA Signal Select 12	Project:	All	Format:	U4	
	Select 1 of the 16 input NOA signals					



OASTARTTRIG3—Observation Architecture Start Trigger							
15:12	NOA Signal Select 11 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4		
11:8	NOA Signal Select 10 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4		
7:4	NOA Signal Select 9 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4		
3:0	NOA Signal Select 8 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4		



1.1.13.8 OASTARTTRIG4 – Observation Architecture Start Trigger

OASTARTTRIG4—Observation Architecture Start Trigger

Register Type: MMIO Address Offset: 2380h Project: ΑII

Default Value: 00000000h RW

Access:

Size (in bit							
This regis	ter is used to program the OA unit.						
Bit	Description						
31:28	NOA Signal Select 7 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4		
27:24	NOA Signal Select 6 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4		
23:20	NOA Signal Select 5 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4		
19:16	NOA Signal Select 4 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4		
15:12	NOA Signal Select 3 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4		
11:8	NOA Signal Select 2 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4		
7:4	NOA Signal Select 1 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4		
3:0	NOA Signal Select 0 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4		



1.1.13.9 OAREPORTTRIG1 – Observation Architecture Report Trigger

				Report Trigger		
Register Ty	/pe: MMI	0				
Address Of	ffset: 2370	Ch				
Project:	All					
Default Val		00000h				
Access:	RW					
Size (in bits	-					
This regist	er is used t	to program the OA	unit.			
Bit	Description					
31:16	Occurrence vs. Duration Select					
	Project:	All				
	Format:	Occ	currence[16]			
	1 bit per N	OA counter total 16	bits			
	Value	Name	Description	Project		
	0h	Duration		All		
	1h	Occurence		All		



1.1.13.10 OAREPORTTRIG2 – Observation Architecture Report Trigger

	OAREPORTTRIG2—Observation Architecture Report Trigger	
Register Ty Address O Project: Default Val Access: Size (in bit	ype: MMIO ffset: 2378h	
Bit	ter is used to program the OA unit. Description	
31:24	Reserved Project: All Format: MBZ	
23	Threshold Enable Enable the threshold compare logic within the trigger logic.	
22	Invert D Enable 0 Invert the specified signal at the D stage of the trigger logic.	
21	Invert C Enable 1	
20	Invert the specified signal at the C stage of the trigger logic. Invert C Enable 0 Invert the specified signal at the C stage of the trigger logic.	
19	Invert B Enable 3 Invert the specified signal at the B stage of the trigger logic.	
18	Invert B Enable 2 Invert the specified signal at the B stage of the trigger logic.	
17	Invert B Enable 1	
16	Invert the specified signal at the B stage of the trigger logic. Invert B Enable 0	
	Invert the specified signal at the B stage of the trigger logic.	
15	Invert A Enable 15	
	Invert the specified signal at the A stage of the trigger logic.	
14	Invert A Enable 14	
	Invert the specified signal at the A stage of the trigger logic.	



	OAREPORTTRIG2—Observation Architecture Report Trigger
13	Invert A Enable 13
	Invert the specified signal at the A stage of the trigger logic.
12	Invert A Enable 12
	Invert the specified signal at the A stage of the trigger logic.
11	Invert A Enable 11
	Invert the specified signal at the A stage of the trigger logic.
10	Invert A Enable 10
	Invert the specified signal at the A stage of the trigger logic.
9	Invert A Enable 9
	Invert the specified signal at the A stage of the trigger logic.
8	Invert A Enable 8
	Invert the specified signal at the A stage of the trigger logic.
7	Invert A Enable 7
	Invert the specified signal at the A stage of the trigger logic.
6	Invert A Enable 6
	Invert the specified signal at the A stage of the trigger logic.
5	Invert A Enable 5
	Invert the specified signal at the A stage of the trigger logic.
4	Invert A Enable 4
	Invert the specified signal at the A stage of the trigger logic.
3	Invert A Enable 3
	Invert the specified signal at the A stage of the trigger logic.
2	Invert A Enable 2
	Invert the specified signal at the A stage of the trigger logic.
1	Invert A Enable 1
	Invert the specified signal at the A stage of the trigger logic.
0	Invert A Enable 0
v	Invert the specified signal at the A stage of the trigger logic.



1.1.13.11 OAREPORTTRIG3 – Observation Architecture Report Trigger

OAREPORTRIG3—Observation Architecture Report Trigger

Register Type: MMIO Address Offset: 2374h Project: All

Default Value: 00000000h

Access: RW Size (in bits): 32

Size (in bi	ts): 32						
This regis	ter is used to program the OA unit.						
Bit	Description						
31:28	NOA Signal Select 15 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4		
27:24	NOA Signal Select 14 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4		
23:20	NOA Signal Select 13 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4		
19:16	NOA Signal Select 12 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4		
15:12	NOA Signal Select 11 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4		
11:8	NOA Signal Select 10 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4		
7:4	NOA Signal Select 9 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4		
3:0	NOA Signal Select 8 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4		



1.1.13.12 OAREPORTTRIG4 – Observation Architecture Report Trigger

OAREPORTRIG4—Observation Architecture Report Trigger

Register Type: MMIO Address Offset: 2370h **Project: Default Value:** 00000000h

Access:	RW						
Size (in bi	ts): 32						
This regis	ster is used to program the OA unit.						
Bit	Description						
31:28	NOA Signal Select 7	Project:	All	Format:	U4		
	Select 1 of the 16 input NOA signals						
27:24	NOA Signal Select 6	Project:	All	Format:	U4		
	Select 1 of the 16 input NOA signals						
23:20	NOA Signal Select 5	Project:	All	Format:	U4		
	Select 1 of the 16 input NOA signals						
19:16	NOA Signal Select 4	Project:	All	Format:	U4		
	Select 1 of the 16 input NOA signals						
15:12	NOA Signal Select 3	Project:	All	Format:	U4		
	Select 1 of the 16 input NOA signals						
11:8	NOA Signal Select 2	Project:	All	Format:	U4		
	Select 1 of the 16 input NOA signals						
7:4	NOA Signal Select 1	Project:	All	Format:	U4		
	Select 1 of the 16 input NOA signals						
3:0	NOA Signal Select 0	Project:	All	Format:	U4		
	Select 1 of the 16 input NOA signals						



1.1.13.13 CEC0-0 – Customizable Event Creation

		CEC0-0—	Customizable Event Creation	
Register Ty Address Or Project: Default Val Access: Size (in bits This regist Bit 31:21 20:19	### 2390H All ue: 00000 Write s): 32	O000h Only Oprogram the OA u	Description evSNB] Forma	nt: MBZ
	Selects cloc device spec	ck domains for DELA	Y flops and BOOLEAN EVENT flops. The encod	ing of this field is
	Value	Name	Description	Project
	000b	crclk		All
	001b	Reserved		All
	010b	hclk		All
	011b	Reserved		All
i	100b	mcclk		All
	101b	Reserved		All
	110b	lgclk		All
	111b	Reserved		All
20:19	Reserved	Project:	Forma	it: MBZ
18:3	are fed into When the c	B corresponds to NO. this block. The type	A bit 0. This field is loaded to compare against th of comparison that is done is controlled by the Coue, then the signal for the NOA event is asserted	ompare Function.



CEC0-0— Customizable Event Creation 2:0 **Compare Function** Project: ΑII Format: U3 Value Description Project Name 000b Any Are Equal Compare and assert if any are equal ΑII (Can be used as OR function) 001b **Greater Than** Compare and output signal if greater than ΑII Compare and assert output if equal to ΑII 010b Equal (Can also be used as AND function) ΑII 011b Greater Than or Equal Compare and assert output if greater than or equal 100b Less Than Compare and assert output if less than ΑII ΑII 101b Not Equal Compare and assert output if not equal 110b Less Than or Equal Compare and assert output if less than or equal ΑII ΑII 111b Reserved



1.1.13.14 CEC0-1 – Customizable Event Creation

CEC0-1—Customizable Event Creation

Register Type: MMIO Address Offset: 2394h **Project:** ΑII

Default Value: 00000000h Access: Write Only Size (in bits): 32

This registe	er is used to program the OA unit.					
Bit	Description					
31:16	Considerations Project: All Format: U32					
	Bit field LSB corresponds to NOA bit 0. 0: The NOA bit is considered in event calculations. 1: The NOA bit is delayed by 1 clock before considering it in event calculations. This is particularly useful for doing state machine arc coverage. For example, NOA bits 3:0 and NOA 7:4 could be programmed to the same 4 present state, state machine signals. The appropriate inversion selections would be made depending on which state transition is of interest. Bits 31:28 in the delay selection would be programmed to "1111", indicating use a pipe delayed version of the state signals. The resulting "AND" of the now preconditioned NOA 7:4 and NOA 3:0 signals would indicate the number of times the arc of interest was taken. This could be recorded with the CHAP counters.					
15:0	Mask Project: All Format: U32					
	Bit field LSB corresponds to NOA bit 0. These 8 bits are used to mask off entries from the comparison. For each bit: 0: This NOA bit is considered in event calculations. 1: This NOA bit is ignored in event calculations.					



1.1.13.15 CEC1-0 – Customizable Event Creation

		CEC1-0—	-Customizable Event Creat	tion
Bit	All ue: 0000 Write s): 32 ter is used to	o program the OA	unit. Description	Farmets MD7
31:21 20:19	Reserved Clock Don	Project: All Project	ct: [DevSN Format: U2	Format: MBZ
	Selects clo device spe		B] Y flops and BOOLEAN EVENT flops.	The encoding of this field is
	Value	Name	Description	Project
	000b	crclk		All
	001b	Reserved		All
	010b	hclk		All
	011b	Reserved		All
	100b	mcclk		All
ı	101b	Reserved		All
	110b	Igclk		All
	111b	Reserved		All
20:19	Reserved	Project:	<u> </u>	Format: MBZ
18:3	are fed into	B corresponds to NO this block. The type	A bit 0. This field is loaded to compare of comparison that is done is controlle ue, then the signal for the NOA event	ed by the Compare Function.



:0	Compare	Function Project:	All Format: U3	
	Value	Name	Description	Project
	000b	Any Are Equal	Compare and assert if any are equal (Can be used as OR function)	All
	001b	Greater Than	Compare and output signal if greater than	All
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)	All
	011b	Greater Than or Equal	Compare and assert output if greater than or equal	All
	100b	Less Than	Compare and assert output if less than	All
	101b	Not Equal	Compare and assert output if not equal	All
	110b	Less Than or Equal	Compare and assert output if less than or equal	All
	111b	Reserved		All

1.1.13.16 CEC1-1 – Customizable Event Creation

	CEC1-1—Customizable Event Creation
Register Ty	ype: MMIO
Address O	offset: 239Ch
Project:	All
Default Val	lue: 00000000h
Access:	Write Only
Size (in bit	·
This registe	er is used to program the OA unit.
Bit	Description
31:16	Considerations Project: All Format: U32
	Bit field LSB corresponds to NOA bit 0. 0: The NOA bit is considered in event calculations. 1: The NOA bit is delayed by 1 clock before considering it in event calculations. This is particularly useful for doing state machine arc coverage. For example, NOA bits 3:0 and NOA 7:4 could be programmed to the same 4 present state, state machine signals. The appropriate inversion selections would be made depending on which state transition is of interest. Bits 31:28 in the delay selection would be programmed to "1111", indicating use a pipe delayed version of the state signals. The resulting "AND" of the now preconditioned NOA 7:4 and NOA 3:0 signals would indicate the number of times the arc of interest was taken. This could be recorded with the CHAP counters.
15:0	Mask Project: All Format: U32
	Bit field LSB corresponds to NOA bit 0. These 8 bits are used to mask off entries from the comparison. For each bit: 0: This NOA bit is considered in event calculations. 1: This NOA bit is ignored in event calculations.



1.1.13.17 CEC2-0 – Customizable Event Creation

		CEC2-0—	Customizable Event Creation	
Project: Default Val Access: Size (in bit	ffset: 23A0 All ue: 0000 Write s): 32	-	ınit. Description	
31:21 20:19	Reserved Clock Don	Project: All		ormat: MBZ
20.10	Selects clo		B] Y flops and BOOLEAN EVENT flops. The er	ncoding of this field is
	Value	Name	Description	Project
	000b	crclk		All
	001b	Reserved		All
	010b	hclk		All
	011b	Reserved		All
	100b	mcclk		All
	101b	Reserved		All
	110b	lgclk		All
	111b	Reserved		All
20:19	Reserved	Project:	Format:	MBZ
18:3	are fed into When the o	B corresponds to NO. this block. The type	A bit 0. This field is loaded to compare again of comparison that is done is controlled by the then the signal for the NOA event is asse	ne Compare Function.



:0	Compare	Function Project:	All Format: U3	
	Value	Name	Description	Project
	000b	Any Are Equal	Compare and assert if any are equal (Can be used as OR function)	All
	001b	Greater Than	Compare and output signal if greater than	All
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)	All
	011b	Greater Than or Equal	Compare and assert output if greater than or equal	All
	100b	Less Than	Compare and assert output if less than	All
	101b	Not Equal	Compare and assert output if not equal	All
	110b	Less Than or Equal	Compare and assert output if less than or equal	All
	111b	Reserved		All

1.1.13.18 CEC2-1 – Customizable Event Creation

	13.10 OLOZ 1 Oustonnizable Event Oreation	
	CEC2-1—Customizable Event C	Creation
Register Ty	Type: MMIO	
Address O	Offset: 23A4h	
Project:	All	
Default Val	/alue: 00000000h	
Access:	Write Only	
Size (in bits	pits): 32	
This registe	ster is used to program the OA unit.	
Bit	Description	
31:16	Considerations Project: All Format: U	32
	Bit field LSB corresponds to NOA bit 0. 0: The NOA bit is consider bit is delayed by 1 clock before considering it in event calculation state machine arc coverage. For example, NOA bits 3:0 and NOS same 4 present state, state machine signals. The appropriate in depending on which state transition is of interest. Bits 31:28 in the programmed to "1111", indicating use a pipe delayed version of of the now preconditioned NOA 7:4 and NOA 3:0 signals would interest was taken. This could be recorded with the CHAP countries.	ns. This is particularly useful for doing DA 7:4 could be programmed to the version selections would be made ne delay selection would be the state signals. The resulting "AND" indicate the number of times the arc of
15:0	Mask Project: All Format: U	32
	Bit field LSB corresponds to NOA bit 0. These 8 bits are used to For each bit: 0: This NOA bit is considered in event calculations calculations.	



1.1.13.19 CEC3-0 – Customizable Event Creation

		CEC3-0—	Customizable Event Creation	
Register Ty Address O Project: Default Val Access: Size (in bit This regist	ffset: 23A8 All lue: 0000 Write s): 32		unit. Description	
31:21	Reserved	Project: All	Forma	at: MBZ
20:19	Clock Don Selects clo device spe	nain Project	ct: [DevSNB Format: U2] Y flops and BOOLEAN EVENT flops. The encod	ing of this field is
	Value	Name	Description	Project
	000b	crclk		All
	001b	Reserved		All
	010b	hclk		All
	011b	Reserved		All
	100b	mcclk		All
	101b	Reserved		All
	110b	lgclk		All
	111b	Reserved		All
20:19	Reserved	Project:	Forma	at: MBZ
18:3	are fed into	B corresponds to NO this block. The type	A bit 0. This field is loaded to compare against th of comparison that is done is controlled by the Coue, then the signal for the NOA event is asserted	ompare Function.



CEC3-0—Customizable Event Creation

2:0 Compare Function Project: All Format: U3

Value	Name	Description	Project
000b	Any Are Equal	Compare and assert if any are equal (Can be used as OR function)	All
001b	Greater Than	Compare and output signal if greater than	All
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)	All
011b	Greater Than or Equal	Compare and assert output if greater than or equal	All
100b	Less Than	Compare and assert output if less than	All
101b	Not Equal	Compare and assert output if not equal	All
110b	Less Than or Equal	Compare and assert output if less than or equal	All
111b	Reserved		All



1.1.13.20 CEC3-1 – Customizable Event Creation

CEC3-1—Customizable Event Creation

Register Type: MMIO Address Offset: 23ACh Project: All

Default Value: 00000000h Access: Write Only

Size (in bits): 32

This register is used to program the OA unit.

Bit	Description
31:16	Considerations Project: All Format: U32
	Bit field LSB corresponds to NOA bit 0. 0: The NOA bit is considered in event calculations. 1: The NO bit is delayed by 1 clock before considering it in event calculations. This is particularly useful for doing state machine arc coverage. For example, NOA bits 3:0 and NOA 7:4 could be programmed to the same 4 present state, state machine signals. The appropriate inversion selections would be made depending on which state transition is of interest. Bits 31:28 in the delay selection would be programmed to "1111", indicating use a pipe delayed version of the state signals. The resulting "AND of the now preconditioned NOA 7:4 and NOA 3:0 signals would indicate the number of times the arc interest was taken. This could be recorded with the CHAP counters.
15:0	Mask Project: All Format: U32
	Bit field LSB corresponds to NOA bit 0. These 8 bits are used to mask off entries from the compariso For each bit: 0: This NOA bit is considered in event calculations. 1: This NOA bit is ignored in event



1.1.13.21 OANOASELECT – Observation Architecture NOA select [DevSNB]

	OA	NOASELEC	T— Observation Architectu	re NOA Select		
Register T Address O Project:	Offset: 2360 All	Ch				
efault Va	lue: 0000 RW	00000h				
iccess. Size (in bit						
		program the OA u	nit.			
Bit			Description			
31:0	Rerserved			Project:	All	
	Value	Name	Description		Project	
	00b	csclk	NOA FM CS clk		All	
	01b	crclk	NOA FM CR clk		All	
	10b	crmclk	NOA FM CRM clk		All	
	11b	Reserved			All	
29:28	NOA Select Bits for Counter 14			Project:	Project: All	
	Value	Name	Description		Project	
	00b	csclk	NOA FM CS clk		All	
	01b	crclk	NOA FM CR clk		All	
	10b	crmclk	NOA FM CRM clk		All	
	11b	Reserved			All	
27:26	NOA Sele	ct Bits for Count	er 13	Project:	All	
	Value	Name	Description		Project	
	00b	csclk	NOA FM CS clk		All	
	01b	crclk	NOA FM CR clk		All	
	10b	crmclk	NOA FM CRM clk		All	
	11b	Reserved			All	



5:24	NOA Select Bits for Counter 12			Project:	All
	Value	Name	Description		Project
	00b	csclk	NOA FM CS clk		All
	01b	crclk	NOA FM CR clk		All
	10b	crmclk	NOA FM CRM clk		All
	11b	Reserved			All
3:22	NOA Sele	ct Bits for Count	er 11	Project:	All
	Value	Name	Description		Project
	00b	csclk	NOA FM CS clk		All
	01b	crclk	NOA FM CR clk		All
	10b	crmclk	NOA FM CRM clk		All
	11b	Reserved			All
21:20	NOA Select Bits for Counter 10		Project:	All	
	Value	Name	Description		Project
	Value 00b	Name csclk	Description NOA FM CS clk		Project
		1111111	-		-
	00b	csclk	NOA FM CS clk		All
	00b 01b	csclk crclk	NOA FM CS clk NOA FM CR clk		All All
9:18	00b 01b 10b 11b	csclk crclk crmclk	NOA FM CS clk NOA FM CR clk NOA FM CRM clk	Project:	All All
Ð:18	00b 01b 10b 11b	csclk crclk crmclk Reserved	NOA FM CS clk NOA FM CR clk NOA FM CRM clk	Project:	All All All
9:18	00b 01b 10b 11b NOA Sele	csclk crclk crmclk Reserved	NOA FM CS clk NOA FM CR clk NOA FM CRM clk er 9	Project:	All All All All
D:18	00b 01b 10b 11b NOA Sele	csclk crclk crmclk Reserved ct Bits for Count	NOA FM CS clk NOA FM CR clk NOA FM CRM clk Per 9 Description	Project:	All All All All Project
- 9:18	00b 01b 10b 11b NOA Sele Value 00b	csclk crclk crmclk Reserved ct Bits for Counter Name csclk	NOA FM CS clk NOA FM CR clk NOA FM CRM clk Per 9 Description NOA FM CS clk	Project:	All All All All All All All All All



7:16	NOA Select Bits for Counter 8			Project:	All
	Value	Name	Description		Project
	00b	csclk	NOA FM CS clk		All
	01b	crclk	NOA FM CR clk		All
	10b	crmclk	NOA FM CRM clk		All
	11b	Reserved			All
5:14	NOA Sele	ct Bits for Count	er 7	Project:	All
	Value	Name	Description		Project
	00b	csclk	NOA FM CS clk		All
	01b	crclk	NOA FM CR clk		All
	10b	crmclk	NOA FM CRM clk		All
	11b	Reserved			All
3:12	NOA Select Bits for Counter 6		er 6	Project:	All
	Value	Name	Description		Project
	00b	csclk	NOA FM CS clk		All
	01b	crclk	NOA FM CR clk		All
	10b	crmclk	NOA FM CRM clk		All
	11b	Reserved			All
1:10	NOA Sele	ct Bits for Count	er 5	Project:	All
	Value	Name	Description		Project
	00b	csclk	NOA FM CS clk		All
	01b	crclk	NOA FM CR clk		All
	10b	crmclk	NOA FM CRM clk		All
	11b	Reserved			All



9:8	NOA Sele	ct Bits for Count	er 4	Project:	All
				,	
	Value	Name	Description		Project
	00b	csclk	NOA FM CS clk		All
	01b	crclk	NOA FM CR clk		All
	10b	crmclk	NOA FM CRM clk		All
	11b	Reserved			All
ː6	NOA Sele	ct Bits for Count	er 3	Project:	All
	Value	Name	Description		Project
	00b	csclk	NOA FM CS clk		All
	01b	crclk	NOA FM CR clk		All
	10b	crmclk	NOA FM CRM clk		All
	11b	Reserved			All
5:4	NOA Select Bits for Counter 2		Project:	All	
	Value	Name	Description		Project
	00b	csclk	NOA FM CS clk		All
	01b	crclk	NOA FM CR clk		All
	10b	crmclk	NOA FM CRM clk		All
	11b	Reserved			All
:2	NOA Sele	ct Bits for Count	er 1	Project:	All
	Value	Name	Description		Project
	00b	csclk	NOA FM CS clk		All
	01b	crclk	NOA FM CR clk		All
	010				



NOA Select Bits for Counter 0			Project:	All
Value	Name	Description		Project
00b	csclk	NOA FM CS clk		All
01b	crclk	NOA FM CR clk		All
10b	crmclk	NOA FM CRM clk		All
11b	Reserved			All



1.2 Memory Interface Commands for Rendering Engine

1.2.1 Introduction

This chapter describes the formats of the "Memory Interface" commands, including brief descriptions of their use. The functions performed by these commands are discussed fully in the *Memory Interface Functions* Device Programming Environment chapter.

This chapter describes MI Commands for the original graphics processing engine. The term "for Rendering Engine" in the title has been added to differentiate this chapter from a similar one describing the MI commands for the Media Decode Engine.

The commands detailed in this chapter are used across products within the Gen4+ family. However, slight changes may be present in some commands (i.e., for features added or removed), or some commands may be removed entirely.

1.2.2 Software Synchronization Commands

To support mid-triangle interruption, certain commands need to be placed in a temporary location in hardware until primitive commands are complete. This introduces out-of-order command execution. Below show the commands that are affected. Note that the INSTPM register has a bit that is used to force in-order execution.

Command Qualifications

MI_NOOP	When writing to the NOOPID register
MI_USER_INTERRUPT	Always
MI_PROBE	Writing out new value after check
MI_UNPROBE	Always
MI_SEMAPHORE_MBOX	Memory write
MI_STORE_DATA_IMM	Always
MI_STORE_DATA_INDEX	Always
MI_LOAD_REGISTER_IMM	Always
MI_UPDATE_GTT	Always
MI_STORE_REGISTER_MEM	Register read is done in-order, register write done out-of-order



1.2.3 MI_ARB_CHECK

MI_ARB_CHECK						
Project:	All	Length Bias: 1				
Engine:	Render					

The MI_ARB_CHECK instruction is used to check the ring buffer double buffered head pointer (register UHPTR). This instruction can be used to pre-empt the current execution of the ring buffer. Note that the valid bit in the updated head pointer register needs to be set for the command streamer to be pre-empted.

Programming Note:

- The current head pointer is loaded with the updated head pointer register independent of the location of the updated head
- If the current head pointer and the updated head pointer register are equal, hardware will automatically reset the valid bit corresponding to the UHPTR
- For Gen6 this instruction can be placed only in a ring buffer, never in a batch buffer. For Gen7+ it can be in either a ring buffer or batch buffer.
- For pre-emption, the wrap count in the ring buffer head register is no longer maintained by hardware. The hardware updates the wrap count to the value in the UHPTR register.

DWord	Bit	Description					
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode					
	28:23	MI Command Opcode Default Value: 05h MI_ARB_CHECK	Format:	OpCode			
	22:0	Reserved Project: All Format: MBZ					



1.2.4 MI_BATCH_BUFFER_END

MI_BATCH_BUFFER_END				
Project:	All	Length Bias: 1		
Engine:	Render			

The MI_BATCH_BUFFER_END command is used to terminate the execution of commands stored in a *batch buffer* initiated using a MI_BATCH_BUFFER_START command.

DWord	Bit	Description		
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode		
	28:23	MI Command Opcode Default Value: 0Ah MI_BATCH_BUFFER_END Format: OpCode		
	22:0	Reserved Project: All Format: MBZ		
1	31:0	Semaphore Data Dword Data dword to compare memory. The Data dword is supplied by software to control execution of the command buffer. If the compare is enabled and the data at Semaphore Address is greater than this dword, the execution of the command buffer should continue.		
2	31:3	Semaphore Address Qword address to fetch Data Dword(DW0) from memory. HW will compare the Data Dword(DW0) with Semaphore Data Dword		
	2:0	Reserved Project: All Format: MBZ		



1.2.5 MI BATCH BUFFER START

MI_BATCH_BUFFER_START				
Project:	All	Length Bias: 2		
Engine:	Render			

The MI_BATCH_BUFFER_START command is used to initiate the execution of commands stored in a *batch buffer*. For restrictions on the location of batch buffers, see Batch Buffers in the Device Programming Interface chapter of *MI Functions*.

Programming Notes:

- Batch buffers referenced with physical addresses must not extend beyond the end of the starting physical page (can't span physical pages). However, a batch buffer initiated using a physical address can chain to another buffer in another physical page.
- A batch buffer initiated with this command must end either with a MI_BATCH_BUFFER_END command or by chaining to another batch buffer with an MI_BATCH_BUFFER_START command.
- For virtual batch buffers, it is essential that the address location beyond the current page be populated inside the GTT. HW performs over-fetch of the command addresses and any over-fetch requires a valid TLB entry. A single extra page beyond the batch buffer is sufficient.
- Prior to sending batch buffer start command with clear command buffer enable set, software has to ensure pipe is flushed explicitly by sending MI_FLUSH or PIPE_CONTROL with CS Stall set..
- The dword following this command in the batch buffer should always be MI_NOOP.

DWord	Bit	Description
0	31:29	Command Type
		Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode
		Default Value: 31h MI_BATCH_BUFFER_START Format: OpCode
	22:13	Reserved Project: All Format: MBZ
	12	Batch Buffer Project: All Format: U1 Encrypted Memory Read Enable
		The Command Streamer will request batch buffer data from serpent memory if this bit is enabled. If disabled then the batch buffer will be fetched from non-encrypted memory.
		Commands in the Table 3-7 Priviledged Commands are not allowed from Encryped Batch Buffers and will be turned into NOOP commands in the command streamer. Any write that is generated from the encrypted batch buffer will write encrypted data.
	11	Clear Command Project: All Format: U1 Buffer Enable
		The following batch buffer is to be executed from the Write Once protected memory area. The address of the batch buffer is an offset into the WOPCM area. This batch buffer needs to be pre-ceded by a MI_FLUSH command or PIPE_CONTROL with CS Stall set.
	10:9	Reserved Project: All Format: MBZ



			MI_BATCI	H_BUFFER_START			
	8	Buffer Security and Address Space Indicator					
		Project:	All	·			
		Format:	MI_B	sufferSecurityType			
		associated MI_STORE secure buf of <i>MI Fund</i> "chained" b	When this command is executed directly from a ring buffer, this field is used to specify the associated batch buffer as a <i>secure</i> or <i>non-secure</i> buffer. Certain operations (e.g., MI_STORE_DATA_IMM commands to privileged memory) are prohibited within non-secure buffers. See Batch Buffer Protection in the Device Programming Interface chapter of <i>MI Functions</i> . When this command is executed from within a batch buffer (i.e., is a "chained" batch buffer command), this field is IGNORED and the next buffer in the chain inherits the initial buffer's security characteristics.				
		Value	Name	Description	Project		
		Oh MI_BUFFER_ SECURE This batch buffer is secure and will be accessed via the GGTT.					
		Programming Notes			Project		
		Notes			All		
		Errata	Description		Project		
		#	Desc		All		
	7:0	DWord Le	ngth				
		Default Val	ue: 0h	Excludes DWord (0,1)			
		Format:	=n	Total - Bias			
1	31:2	Batch Buf	fer Start Address	3			
		Project:	All				
		Address:	Grap	hicsAddress[31:2]			
		Surface Ty	pe: Batch	nBuffer			
		This field s	pecifies Bits 31:2	of the starting address of the batch buffer.			
	1:0	Reserved	Project: All	Format: MBZ			

1.2.5.1 Command Access of Privileged Memory

Memory space mapped through the global GTT is considered "privileged" memory. Commands that have the capability of accessing both privileged and unprivileged (PPGTT space) memory will contain a bit that, if set, will attempt a "privileged" access through the GGTT rather than an unprivileged access through the context-local PPGTT.

"User mode" command buffers should not be able to access privileged memory under any circumstances. These command buffers will be issued by the kernel mode driver with the batch buffer's **Buffer Security** Indicator set to "non-secure". Commands in such a batch buffer are not allowed to access privileged memory. The commands in these buffers are supplied by the user mode driver and will not be validated by the kernel mode driver.



"Kernel mode" command buffers are allowed to access privileged memory. The batch buffers Buffer Security indicator is set to "secure" in this case. In some of the commands that access memory in a secure batch buffer, a bit is provided in the command to steer the access to Per process or Global virtual space. Secure batch buffers are executed from the global GTT.

Commands in ring buffers and commands in batch buffers that are marked as secure (by the kernel mode driver) are allowed to access both privileged and unprivileged memory and may choose on a command-by-command basis.

Table Error! No text of specified style in document.-1. GGTT and PPGTT Usage by Command

Command	Address	Allowed Access
MI_BATCH_BUFFER_START*	Command Address	Selectable
MI_DISPLAY_FLIP	Display Buffer Base	GGTT Only
MI_STORE_DATA_IMM*	Storage Address	Selectable
MI_STORE_DATA_INDEX**	Storage Offset	Selectable
MI_STORE_REGISTER_MEM*	Storage Address	Selectable
MI_SEMAPHORE_MBOX	Semaphore Address	Selectable
PIPE_CONTROL	STDW Address	Selectable

Addross

Allowed Assess

Command

1.2.5.2 Privileged Commands

A subset of the commands are privileged. These commands may be issued only from a secure batch buffer or directly from a ring. If one of these commands is parsed in a non-secure batch buffer, an error is flagged and the command is dropped. For commands that generates a write, the hardware will complete the transaction but the byte enables are turned off. Batch buffers from the User mode driver are passed directly to the kernel mode driver which does not validate them but issues them with the Security Indicator set to 'non-secure' to protect the system from an attack using these privileged commands.

Table Error! No text of specified style in document.-2. Privileged Commands

Privileged Command	Function in non-privileged batch buffers
MI_LOAD_REGISTER_IMM	Byte enables are turned off
MI_UPDATE_GTT	Byte enabled are turned off
MI_STORE_REGISTER_MEM	Command is translated and completed with byte enables turned off
MI_DISPLAY_FLIP	Command is ignored by the hardware

Command privilege applies the same way in Basic Scheduler mode. Parsing one of the commands in the table above from a non-secure batch buffer will flag an error and convert the command to a NOOP.

^{*}Command has a GGTT/PPGTT selector added to it vs. previous Gen4 family products.

^{**}Added bit allows offset to apply to global HW Status Page or PP HW Status Page found in context image.



1.2.5.3 Privileged Commands [PreDevSNB]

A subset of the commands are privileged. These commands may be issued only from a secure batch buffer or directly from a ring. If one of these commands is parsed in a non-secure batch buffer, an error is flagged and the command is dropped. For commands that generates a write, the hardware will complete the transaction but the byte enables are turned off. Batch buffers from the User mode driver are passed directly to the kernel mode driver which does not validate them but issues them with the Security Indicator set to 'non-secure' to protect the system from an attack using these privileged commands.

Table Error! No text of specified style in document.-3. Privileged Commands

Privileged Command	Function in non-privileged batch buffers
MI_LOAD_REGISTER_IMM	Byte enables are turned off
MI_UPDATE_GTT	Byte enabled are turned off
MI_STORE_REGISTER_MEM	Command is translated and completed with byte enables turned off
MI_DISPLAY_FLIP	Command is ignored by the hardware

Command privilege applies the same way in Basic Scheduler mode. Parsing one of the commands in the table above from a non-secure batch buffer will flag an error and convert the command to a NOOP.



1.3 MI_DISPLAY_FLIP

MI_DISPLAY_FLIP				
Project:	All		Length Bias:	2
Engine:	Render			

The MI_DISPLAY_FLIP command is used to request a specific display plane to switch (flip) to display a new buffer. The buffer is specified with a starting address and pitch. The tiled attribute of the buffer start address is programmed as part of the packet. This command is specific to the render engine

The operation this command performs is also known as a "display flip request" operation – in that the flip operation itself will occur at some point in the future. This command specifies when the flip operation is to occur: either synchronously with vertical retrace to avoid tearing artifacts (possibly on a future frame), or asynchronously (as soon as possible) to minimize rendering stalls at the cost of tearing artifacts.

Programming Notes:

- This command simply requests a display flip operation -- command execution then continues normally. There is no guarantee that the flip (even if asynchronous) will occur prior to subsequent commands being executed. (Note that completion of the MI_FLUSH command does not guarantee that outstanding flip operations have completed). The MI_WAIT_FOR_EVENT command can be used to provide this synchronization by pausing command execution until a pending flip has actually completed. This synchronization can also be performed by use of the Display Flip Pending hardware status. See Display Flip Synchronization in the Device Programming Interface chapter of MI Functions.
- 2. After a display flip operation is requested, software is responsible for initiating any required synchronization with subsequent buffer clear or rendering operations. For multi-buffering (e.g., double buffering) operations, this will typically require updating SURFACE_STATE or the binding table to change the rendering (back) buffer. In addition, prior to any subsequent clear or rendering operations, software must typically ensure that the new rendering buffer is not actively being displayed. Again, the MI_WAIT_FOR_EVENT command or Display Flip Pending hardware status can be used to provide this synchronization. See Display Flip Synchronization in the Device Programming Interface chapter of *MI Functions*.
- 3. The display buffer command uses the X and Y offset for the tiled buffers from the Display Interface registers. Software is allowed to change the offset via the MMIO interface irrespective of the flip commands enqueued in the command stream. For tiled buffers, the display subsystem uses the X and Y offset in generation of the final request to memory. The offset is always updated on the next vblank for both Synchronous and Asynch Flips. It is not necessary to have a flip enqueued to update the X and Y offset
- 4. The display buffer command uses the linear dword offset for the linear buffers from the Display Interface registers. Software is allowed to change the offset via the MMIO interface irrespective of the flip commands enqueued in the command stream. For linear buffers, the display subsystem uses the dword offset in generation of the final request to memory.
 - For synchronous flips the offset is updated on the next vblank. It is not necessary to have a sync flip enqueued to update the dword offset.
 - Linear memory does not support asynchronous flips
- 5. DWord 3 (panel fitter flip) must not be sent with asynchronous flips. It is only allowed to be sent with synchronous flips.



		MI_DISPLAY_FLIP		
DWord	Bit	Description		
0	31:29	Command Type Default Value: 0h MI_COMMAND	Format:	OpCode
	28:23	MI Command Opcode		
		Default Value: 14h MI_DISPLAY_FLIP	Format:	OpCode
	22	Async Flip Project: All Format: Enable Indicator		
		This bit should always be set if DW2 [1:0] == '01' (async flip). HW limitations. This bit is used by the render pipe while DW2 hardware.	This field is re is used by the	quired due to display
-	18:8	Reserved Project: Format: MBZ		
	7:0	DWord Length		
		Default Value: 0h Excludes DWord (0),1)	
		Format: =n	Total Leng	th - 2
1	31:16	Reserved Project: All	Format:	MBZ
	15:6	Display Buffer Pitch		
		Project: All		
		Default Value: 0h DefaultVaueDesc		
		Format: U10		
		For Synchronous Flips only, this field specifies the 64-byte aliquew display buffer.	gned pitch of t	he
		For Asynchronous Flips, this parameter is programmed so the flip chain should maintain the same pitch as programmed with synchronous flip or direct thru mmio.		n a



Project: All Length Bias: 2
Engine: Render

The MI_DISPLAY_FLIP command is used to request a specific display plane to switch (flip) to display a new buffer. The buffer is specified with a starting address and pitch. The tiled attribute of the buffer start address is programmed as part of the packet. This command is specific to the render engine

The operation this command performs is also known as a "display flip request" operation – in that the flip operation itself will occur at some point in the future. This command specifies when the flip operation is to occur: either synchronously with vertical retrace to avoid tearing artifacts (possibly on a future frame), or asynchronously (as soon as possible) to minimize rendering stalls at the cost of tearing artifacts.

Programming Notes:

- 6. This command simply requests a display flip operation -- command execution then continues normally. There is no guarantee that the flip (even if asynchronous) will occur prior to subsequent commands being executed. (Note that completion of the MI_FLUSH command does not guarantee that outstanding flip operations have completed). The MI_WAIT_FOR_EVENT command can be used to provide this synchronization by pausing command execution until a pending flip has actually completed. This synchronization can also be performed by use of the Display Flip Pending hardware status. See Display Flip Synchronization in the Device Programming Interface chapter of MI Functions.
- 7. After a display flip operation is requested, software is responsible for initiating any required synchronization with subsequent buffer clear or rendering operations. For multi-buffering (e.g., double buffering) operations, this will typically require updating SURFACE_STATE or the binding table to change the rendering (back) buffer. In addition, prior to any subsequent clear or rendering operations, software must typically ensure that the new rendering buffer is not actively being displayed. Again, the MI_WAIT_FOR_EVENT command or Display Flip Pending hardware status can be used to provide this synchronization. See Display Flip Synchronization in the Device Programming Interface chapter of *MI Functions*.
- 8. The display buffer command uses the X and Y offset for the tiled buffers from the Display Interface registers. Software is allowed to change the offset via the MMIO interface irrespective of the flip commands enqueued in the command stream. For tiled buffers, the display subsystem uses the X and Y offset in generation of the final request to memory. The offset is always updated on the next vblank for both Synchronous and Asynch Flips. It is not necessary to have a flip enqueued to update the X and Y offset
- 9. The display buffer command uses the linear dword offset for the linear buffers from the Display Interface registers. Software is allowed to change the offset via the MMIO interface irrespective of the flip commands enqueued in the command stream. For linear buffers, the display subsystem uses the dword offset in generation of the final request to memory.
 - For synchronous flips the offset is updated on the next vblank. It is not necessary to have a sync flip enqueued to update the dword offset.
 - Linear memory does not support asynchronous flips
- 10. DWord 3 (panel fitter flip) must not be sent with asynchronous flips. It is only allowed to be sent with synchronous flips.



2	31:12	Display E	Buffer Base Addı	ress	
		Project:	All		
		Address:	Graph	nicsAddress[31:12]	
			he Display Addre	12 of the Graphics Address of the neess Start Address Register description	
		Progran	nming Notes		
	 The Display buffer must reside completely in Main Men This address is always translated via the <i>global</i> (rather process) GTT 				
	1:0	Flip Type	1		
		Project:	DevSl	NB+	
		Default Va	alue: 00h	Synchronous flip	
			specifies whether nously to vertical	the flip operation should be perform retrace.	ned
		Value	Name	Description	Project
		00h	Sync Flip	The flip will occur during the vertical blanking interval – thus avoiding any tearing artifacts.	All
		01h	Async Flip	The flip will occur "as soon as possible" – and may exhibit tearing artifacts	All
		1Xh	Reserved		All
		Progran	nming Notes		
			nged for asynchro	Iffer Pitch and Tile parameter fields onous flips (i.e., the new buffer must e previous buffer).	
		•	Supported on)	K-Tiled Frame buffers only.	
		•	For Asynch Flips	s the Buffers used must be 32KB aliq	gned.
		•	Supported on Di	isplay Planes A and B and C only	
3	31	Enable P Fitter Enables t	•	t: All Format: Enable the pipe attached to the plane selec	ted for this flip.
	30:28	Reserved	d Project: Al	ll Format: MBZ	



27:16	Pipe Horizontal Source Image Project: All Format: U32 Size
	This 12-bit field specifies Horizontal source image size up to 4096. This determines the size of the image created by the display planes sent to the blender. The value programmed should be the source image size minus one.
	This field obeys all the rules of the Horizontal Source Image Size registers.
	The pipe affected will be the pipe attached to the plane selected for this flip.
15:12	Reserved Project: All Format: MBZ
11:0	Pipe Vertical Source Image Project: All Format: U32 ReSize
	This 12-bit field specifies the new vertical source image size up to 4096 lines. This determines the size of the image created by the display planes sent to the blender. The value programmed should be the source image size minus one.
	This field obeys all the rules of the Vertical Source Image Size registers.
	The pipe affected will be the pipe attached to the plane selected for this flip.

1.3.1 MI_FLUSH

MI_FLUSH						
Project:	All	Length Bias: 1				
Engine:	Render	·				

The MI_FLUSH command is used to perform an internal "flush" operation. The parser pauses on an internal flush until all drawing engines have completed any pending operations and the read caches are invalidated including the texture cache accessed via the Sampler or the data port. In addition, this command can also be used to:

- 1. Flush any dirty data in the Render Cache to memory. This is done by default, however this can be inhibited.
- 2. Invalidate the state and command cache.

Usage note: After this command is completed and followed by a Store DWord-type command, CPU access to graphics memory will be coherent (assuming the Render Cache flush is not inhibited). This command is specific to the render engine. Other engines use MI FLUSH DW

[DevSNB]: This command is considered deprecated and will be removed completely in future projects. If it must still be used, enable bit 12 in the MI_MODE (0x209C) register

Note that if no post-sync operation is enabled for Flush completion, a register write to DE scratch space will be generated by command streamer. Scratch space description is given in DE Bspecs.



DWord	Bit			Description					
0	31:29	Command Default Val		I_COMMAND			Format:	OpCode	
	28:23	MI Comma	and Opcode lue: 04h M	I_FLUSH			Format:	OpCode	
	22:7	Reserved	Project: Al	l Forma	at: MBZ				
	6	Protected Enable	memory Proj	ect: All	Forma	at: E	nable		
			letion of the flush only command str						
ŀ	5	Indirect St	ate Pointers Dis	sable	Project:	All	Format:	Disable	
			pletion of the flus e the indirect poir					be conside	red
	4	Generic M	edia State Clear	,	Project:	DevSNE	B Format:	Disable	
		save, assu context sav once all the	eneric media stat ming no new stat ve state will not b e Media Objects t	e is initiated aft e affected. An hat will be proc	ter the flust MI_FLUSH sessed by a	h. If clear I with this a given pe	, the generic bit set shoulersistent root	media state d be issued thread have) }
	2	save, assu context sav once all the been issue 3D context be saved a an MI_FLU	ming no new state of state will not be Media Objects to do or when an MI completes. When the started as part of the with this bit series.	te is initiated afte affected. An chat will be procuped as EFT_CONTEX and using MI_SE part of any contrect is issued in the contract is issued in the contract is issued in the contract is in the contract in the contract is in the contract in the contract in the contract is in the contract in the c	ter the flust MI_FLUSH tessed by a KT switchin T_CONTE ext each tin that contex	not be inc h. If clear H with this a given pe ag from a g XT, once me that co t.	, the generic bit set should ersistent root generic media state is progontext is save	media state d be issued thread have a context to rammed, it v d/restored u	e a will
	3	save, assu context sav once all the been issue 3D context be saved a an MI_FLU	ming no new state of state will not be Media Objects to do or when an MI completes. When the completes with the bit state of the complete of t	te is initiated afte affected. An chat will be procuped as EFT_CONTEX and using MI_SE part of any contrect is issued in the contract is issued in the contract is issued in the contract is in the contract in the contract is in the contract in the contract in the contract is in the contract in the c	ter the flust MI_FLUSH tessed by a KT switchin T_CONTE ext each tir	not be inc h. If clear H with this a given pe ag from a g XT, once me that co t.	, the generic bit set shoulersistent root generic media state is prog	media state d be issued thread have a context to rammed, it v d/restored u	e a will until
	3	save, assu context sav once all the been issue 3D context be saved a an MI_FLU Global Sna Program	ming no new state of state will not be Media Objects to do or when an MI completes. When the started as part of the with this bit series.	te is initiated afte affected. An hat will be procuped using MI_SE art of any contest is issued in the set.	ter the flush MI_FLUSH tessed by a KT switchir T_CONTE text each tir that contex Project: with this b	not be inc h. If clear H with this a given pe ing from a gix EXT, once me that co t. All	, the generic bit set shoul ersistent root generic medi- state is prog ontext is save Format:	media state d be issued thread have a context to rammed, it v d/restored to Boolean	e a will until
	3	save, assu context sav once all the been issue 3D context be saved a an MI_FLU Global Sna Program	ming no new state ve state will not be Media Objects to dor when an MI_completes. When the district with this bit support of the ming Notes. MP are not reset will not be stated as processes.	te is initiated afte affected. An hat will be procuped using MI_SE art of any contest is issued in the set.	ter the flush MI_FLUSH tessed by a KT switchir T_CONTE text each tir that contex Project: with this b ting 0 to the	not be inc h. If clear H with this a given pe ing from a gix EXT, once me that co t. All	, the generic bit set shoul ersistent root generic medi- state is prog ontext is save Format:	media state d be issued thread have a context to rammed, it v d/restored to Boolean Pro nd All	e a will until
	3	save, assu context sav once all the been issue 3D context be saved a an MI_FLU Global Sna Program TIMESTA PS_DEP	ming no new state we state will not be Media Objects to dor when an MI completes. When the Media Objects to dor when an MI completes. When the mind restarted as part of the ming Notes MP are not reserred to the mind Notes.	te is initiated afte affected. An chat will be procuped in using MI_SE that of any context is issued in the sect. The by MI_FLUSH be reset by write the sect.	ter the flush MI_FLUSH tessed by a KT switchir T_CONTE text each tir that contex Project: with this b ting 0 to the	not be inc h. If clear H with this a given pe ing from a g EXT, once me that co t. All	, the generic bit set shoul ersistent root generic medi- state is prog ontext is save Format:	media state d be issued thread have a context to rammed, it v d/restored to Boolean Pro All Pro	e a will until
	3	save, assu context sav once all the been issue 3D context be saved a an MI_FLU Global Sna Program TIMESTA PS_DEP	ming no new state ve state will not be Media Objects to dor when an MI completes. When the Media Objects to do when an MI completes. When drestarted as pashot Count Reming Notes MP are not reset TH_COUNT can	te is initiated afte affected. An chat will be procuped as set affected. An chat will be procuped as set affected as set affected. An chat will be procuped as set affected as by MI_FLUSH be reset by write and procuped as set affected. Description Do not reset Counters. Reset the sn	ter the flush MI_FLUSH tessed by a KT switchir T_CONTE text each tir that contex Project: with this b ting 0 to the the snaps	not be inc h. If clear H with this a given pe ig from a g XT, once me that co t. All hot set. TIN em hot counts	, the generic bit set shoul ersistent root generic medi- state is prog entext is save Format:	media state d be issued thread have a context to rammed, it v d/restored u Boolean Pro nd All Pro All units All	e a will until
	3	save, assu context sav once all the been issue 3D context be saved a an MI_FLU Global Sn: Program TIMESTAPS_DEPT Value 0h 1h Render Ca	ming no new state ve state will not be Media Objects to dor when an MI_completes. When the Media Objects to dor when an MI_completes. When does not restarted as part of the Media of the M	te is initiated affe affected. An chat will be procuped in the procuper using MI_SE part of any context is issued in the procuped in the procu	ter the flush MI_FLUSH tessed by a CT switchir T_CONTE text each tir that contex Project: with this b ting 0 to the the snaps tapshot core Statistics Project:	not be inc h. If clear H with this a given pe gig from a gix XT, once me that co t. All hot counts unt in Gen Counters	the generic bit set should be state is programment in save. Format: MESTAMP are so or Statistics at for all the unexcept as not set should be set on the set of th	media state d be issued thread have a context to rammed, it v d/restored u Boolean Pro All units All bted Boolean	a will until
		save, assu context sav once all the been issue 3D context be saved a an MI_FLU Global Sn: Program TIMESTAPS_DEPT Value 0h 1h Render Ca	ming no new state ve state will not be Media Objects to dor when an MI completes. When the Media Objects to do when an MI completes. When the mind restarted as part of the ming Notes. MP are not reset of TH_COUNT can on the Mame Don't Reset Reset	te is initiated affe affected. An chat will be procuped in the procuper using MI_SE part of any context is issued in the procuped in the procu	ter the flush MI_FLUSH tessed by a CT switchir T_CONTE text each tir that contex Project: with this b ing 0 to the the snaps tapshot core Statistics Project: Project:	not be inc h. If clear H with this a given pe gig from a gix XT, once me that co t. All hot counts unt in Gen Counters	the generic bit set should be state is programment in save. Format: MESTAMP are so or Statistics at for all the unexcept as not set should be set on the set of th	media state d be issued thread have a context to rammed, it v d/restored u Boolean Pro All units All bted Boolean Boolean and.	a will until
		save, assu context save once all the been issue 3D context be saved a an MI_FLU Global Sn: Program TIMESTAPS_DEPT Value 0h 1h Render Ca If set, the F	ming no new state ve state will not be Media Objects to dor when an MI_completes. When the Media Objects to do when an MI_completes. When does not restarted as part of the Media Objects of the Media	te is initiated affe affected. An chat will be procuped in using MI_SE and of any contest is issued in the set is	ter the flush MI_FLUSH tessed by a AT switchir T_CONTE text each tir that contex Project: with this b ting 0 to the the snaps apshot contex Statistics Project: part of the	not be inc h. If clear H with this a given pe ig from a g iXT, once me that co t. All hot counts unt in Gen Counters All processing	the generic bit set should be state is programment in save. Format: MESTAMP are so or Statistics at for all the unexcept as not set should be set on the set of th	media state d be issued thread have a context to rammed, it v d/restored u Boolean Pro All units All bted Boolean Boolean and.	a will ject



1		ruction Cache In	nvalidate Project: All Format: Bo and Instruction Cache	oolean
	Value	Name	Description	Project
	0h	Don't Invalidate	Leave State/Instruction Cache unaffected	All
	1h	Invalidate	Invalidate State/Instruction Cache	All

1.3.2 MI_LOAD_REGISTER_IMM

MI_LOAD_REGISTER_IMM						
Project:	All	Length Bias: 2				
Engine:	Render					

The MI_LOAD_REGISTER_IMM command requests a write of up to a DWord constant supplied in the command to the specified Register Offset (i.e., offset into Memory-Mapped Register Range).

Programming Notes:

- A stalling flush must be sent down pipeline before issuing this command
- The behavior of this command is controlled by Dword 3, Bit 8 (**Disable Register Access**) of the RINGBUF register. If this command is disallowed then the command stream converts it to a NOOP.
- If this command is executed from a BB then the behavior of this command is controlled by Dword 0, Bit 8 (Security Indicator) of the BATCH_BUFFER_START Command. If the batch buffer is insecure then the command stream converts this command to a NOOP. Note that the corresponding ring buffer must allow a register update for this command to execute.
- To ensure this command gets executed before upcoming commands in the ring, either a stalling pipeControl should be sent after this command, or MMIO 0x20C0 bit 7 should be set to 1.

DWord	Bit	Description						
0	31:29	Command Type						
		Default Value: 0h MI_COMMAND Format: OpCode						
	28:23	MI Command Opcode						
		Default Value: 22h MI_LOAD_REGISTER_IMM Format: OpCode						
	22:12	Reserved Project: All Format: MBZ						
	11:8	Byte Write Disables						
		Format: Enable[4] Bit 8 corresponds to Data DWord [7:0]						
		Range Must specify a valid register write operation						
		This field has only 2 options. If [11:8] is '1111', then the register write will not occur. Any other value and the register write will be fully written.						



	MI_LOAD_REGISTER_IMM							
	7:0	DWord Length						
		Default Value: 1h Excludes DWord (0,1)						
		Format: =n Total Length - 2						
1	31:2	Register Offset						
		Format: U30						
		Address: MmioAddress[31:2]						
		This field specifies bits [31:2] of the offset into the Memory Mapped Register Range (i.e., this field specifies a DWord offset).						
	1:0	Reserved Project: All Format: MBZ						
2	31:0	Data DWord						
		Mask: Bytes Write Disables						
		Format: U32						
		This field specifies the DWord value to be written to the targeted location.						

1.3.3 MI NOOP

MI_NOOP						
Project:	All	Length Bias: 1				
Engine:	Render					

The MI_NOOP command basically performs a "no operation" in the command stream and is typically used to pad the command stream (e.g., in order to pad out a batch buffer to a QWord boundary). However, there is one minor (optional) function this command can perform – a 22-bit value can be loaded into the MI NOPID register. This provides a general-purpose command stream tagging ("breadcrumb") mechanism (e.g., to provide sequencing information for a subsequent breakpoint interrupt).

Performance Note: On [Pre-DevSNB, Pre-DEVILK] The process time to execute a NOP command is min of 6 clock cycles. On [DEVILK] The NOP process time is reduced to 1 clock. One example usage of the improved NOP throughput is for some multi-pass media application whereas some unwanted media object commands are replaced by MI_NOOP without repacking the commands in a batch buffer.

DWord	Bit	Description					
0	31:29	Command Type Default Value: 0h MI_COMMAND	Format: OpCode				
	28:23	MI Command Opcode Default Value: 0h MI_NOOP	Format: OpCode				



MI_NOOP								
	22	Identification Number Register Write Enable						
		Project:	Α	.ll				
		Format:	E	nable				
		NOPID re "no opera	This field enables the value in the Identification Number field to be written into the MI NOPID register. If disabled, that register is unmodified – making this command an effective "no operation" function.					
		Value	Name	Description	Project			
		0h	Disable	Do not write the NOP_ID register.	All			
		1h	Enable	Write the NOP_ID register.	All			
	31:0		tion Number contains a 22-b	Project: All Format: U22 bit number which can be written to the MI NOPID reg	ister.			

1.3.4 Surface Probing

These commands are only valid when the "Surface Fault Enable" bit is set in the GFX_MODE register

1.3.4.1 MI_PROBE

MI_PROBE						
Project:	All	Length Bias:	2			
Engine:	Render	·				

The probe command is inserted into a ring or batch buffer in order to validate the base address(es) of a surface(s) required by subsequent commands. When parsed, the probe command will do a "test" access of the surface base address to see if it is valid. The probe will also be written to the specified slot of a memory-based probe list such that it can be re-validated if the current context is switched out and then switched back in. If the test access encounters an invalid page table entry, it said to "fault". Faulting probes will trigger the current context to be switched.

A probe command containing multiple probes will process all of them regardless of which ones fault. If any probe faulted and the pipeline is busy, the next command (unless it is a probe or unprobe command) will stall until the pipeline drains. Once the pipeline is empty, the pending probes will be written to the probe list with the faulted probes indicated and a context switch will occur.

Note that surfaces accessed through the global GTT need not be validated. It is assumed that Global GTT pages will not be invalidated while a context is switched out. Probe and unprobe are not privileged commands. The probe command can be used to insert only 512 probes in one command. Note that the total number of probes allowed in the system is 1024.

DWord	Bit	Description						
0	31:29	Command Type						
		Default Value: 0h	MI_COMMAND	Format:	OpCode			



		MI_PROBE
	28:23	MI Command Opcode Default Value: 25h MI_PROBE Format: OpCode
	22:10	Reserved Project: All Format: MBZ
	9:0	DWord LengthDefault Value:0hExcludes DWord (0,1)Format:=nTotal Length - 2
1n	31:12	Surface Page Base Address Project: All Address: PerProcessGraphicsVirtualAddress[31:12] Surface Type: U32 Range 02^32-1 The Per Process Address to validate.
	11:10	Reserved Project: All Format: MBZ
	9:0	Slot Number Project: All Format: ProbeSlotIndex Range [0,1023] The index into the probe list where this probe will be stored.

1.3.4.2 MI_UNPROBE

MI_UNPROBE			
Project:	All	Length Bias: 1	
Engine:	Render		

There are 2 ways to remove probes. SW may issue a new probe to the same slot as an existing probe (presumably with a new surface base address), and the old probe will be replaced with the new, effectively deleting the old probe. If it has no new probe to place in the slot, SW may issue the unprobe command to remove probes by invaliding probe slots.

The unprobe command is used to remove probes from the probe list. No **Surface Address** is provided; the specified slot is simply marked invalid. The Unprobe command does not affect the probe list in memory; it only clears probe **Slot Valid** bits in the Probe List Slot Valid Registers (see *Memory Interface Registers*).

DWord	Bit	Description		
0	31:29	Command Type		
		Default Value: 0h MI_COMMAND	Format:	OpCode
	28:23	MI Command Opcode		
		Default Value: 06h MI_UNPROBE	Format:	OpCode



MI_UNPROBE				
22:10	Reserved Proj	ect: All	Format:	MBZ
9:0	Slot Number			
	Project:	All		
	Format:	ProbeSlo	otIndex	
	Range	[0,1023]		
	The probe list inde	x of the probe	to be remove	d.

1.3.5 MI_REPORT_HEAD

		MI_REPORT_HEAD
Project:	All	Length Bias: 1
Engine:	Render	

The MI_REPORT_HEAD command causes the Head Pointer value of the active ring buffer to be written to a cacheable (snooped) system memory location.

The location written is relative to the address programmed in the Hardware Status Page Address Register.

Programming Notes:

• This command must not be executed from a Batch Buffer (Refer to the description of the HSW_PGA register).

DWord	Bit	Description		
0	31:29	Command Type Default Value: 0h MI_COMMAND	Format:	OpCode
	28:23	MI Command Opcode Default Value: 07h MI_REPORT_HEAD	Format:	OpCode
	22:0	Reserved Project: All Format: MBZ		



1.3.6 MI_SEMAPHORE_MBOX

	M	_SEMAPHORE_MBOX
Project:	DevSNB+	Length Bias: 2
Engine:	Render	

This command is provided as alternative to MI_SEMAPHORE to provide mailbox-type semaphores where there is no update of the semaphore by the checking process (the consumer). Single-bit compare-and-update semantics are also provided. In either case, atomic access of semaphores need not be guaranteed by hardware as with the previous command. This command should eventually supersede the previous command.

Synchronization between contexts (especially between contexts running on 2 different engines) is provided by the MI_SEMAPHORE_MBOX command. Note that contexts attempting to synchronize in this fashion must be able to access a common memory location. This means the contexts must share the same virtual address space (have the same page directory), must have a common physical page mapped into both of their respective address spaces or the semaphore commands must be executing from a secure batch buffer or directly from a ring with the **Use Global GTT** bit set such that they are "privileged" and will use the (always shared) global GTT.

MI_SEMAPHORE with the **Update Semaphore** bit <u>set</u> (and the **Compare Semaphore** bit <u>clear</u>) implements the Signal command, while the Wait command is indicated by **Compare Semaphore** being <u>set</u>. Note that Wait can cause a context switch. Signal increments unconditionally.

DWord	Bit	Description
0	31:29	Command Type
		Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode
		Default Value: 16h MI_SEMAPHORE_MBOX Format: OpCode
	22	Use Global GTT Project: All Format: U32
		If set, this command will use the global GTT to translate the Semaphore Address and this command must be executing from a privileged (secure) batch buffer. If clear, the PPGTT will be used to translate the Semaphore Address .
		This bit will be ignored (and treated as if clear) if this command is executed from a non-privileged batch buffer. It is allowed for this bit to be clear when executing this command from a privileged (secure) batch buffer or directly from a ring buffer.
	21	Update Semaphore Project: All Format: U32
		If set, the value from the Semaphore Data Dword is written to memory. If Compare Semaphore is also set, the semaphore is not updated if the semaphore comparison fails.
		If clear, the data at Semaphore Address is not changed.
	20	Compare Semaphore Project: All Format: U32
		If set, the value from the Semaphore Data Dword is compared to the value from the Semaphore Address in memory. If the value at Semaphore Address is greater than the Semaphore Data Dword , execution is continued from the current command buffer.
		If clear, no comparison takes place. Update Semaphore <i>must</i> be set in this case.
	19	Reserved Project: All Format: MBZ



		MI_SEMAPHORE_MBOX
	18	Compare Register Project: All Format: Compare Type If set, data in MMIO register will be used for compare. If clear, data in memory will be used for compare.
	17	Register Select Project: All Format: Register Select If compare register is set in bit[18], this filed indicate which register will be used. 0: VCS register (RVSYNC) 1: BCS regiser (RBSYNC)
	16:8	Reserved Project: All Format: MBZ
	7:0	DWord Length Default Value: 0h Excludes DWord (0,1) Format: =n Total Length - 2
1	31:0	Semaphore Data Dword Project: All Format: U32 Data dword to compare/update memory. The Data dword is supplied by software to control execution of the command buffer. If the compare is enabled and the data at Semaphore Address is greater than this dword, the execution of the command buffer continues.
2	31:2	PointerBitFieldName/MMIO Register Address Project: All Address: GraphicsVirtualAddress[31:2] Surface Type: Semaphore if Compare Register bit[18] is cleared, this field is the Graphics Memory Address of the 32 bit value for the semaphore. If Compare Register bit[18] is set, this field is the MMIO address of the register for the semaphore.
	1:0	Reserved Project: All Format: MBZ



1.3.7 MI_SET_CONTEXT

		MI_SET_CONTEXT
Project:	All	Length Bias: 2
Engine:	Render	

The MI_SET_CONTEXT command is used to specify the *logical* context associated with the hardware context. A logical context is an area in memory used to store hardware context information, and the context is referenced via a 2KB-aligned pointer. If the (new) logical context is different (i.e., at a different memory address), the device will proceed to save the current HW context values to the current logical context address, and then restore (load) the new logical context by reading the context from the new address and loading it into the hardware context state. If the logical context address specified in this command matches the current logical context address, this command is effectively treated as a NOP.

This command also includes some controls over the context save/restore process. It is specific to the render engine

- The **Force Restore** bit can be used to refresh the on-chip device state from the same memory address if the indirect state buffers have been modified.
- The **Restore Inhibit** bit can be used to prevent the new context from being loaded at all. This **must** be used to prevent an uninitialized context from being loaded. Once software has initialized a context (by setting all state variables to initial values via commands), the context can then be stored and restored normally.
- This command needs to be always followed by a single MI_NOOP instruction to workaround a Gen4 silicon issue.
- When switching from a generic media context to a 3D context, the generic media state must be cleared via the *Generic Media State Clear* bit 16 in PIPE_CONTROL (or bit 4 in MI_FLUSH) before saving 3D context.

DWord	Bit	Description
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode Default Value: 18h MI_SET_CONTEXT Format: OpCode
	22:8	Reserved Project: All Format: MBZ
	7:0	DWord LengthDefault Value:0hExcludes DWord (0,1)Format:=nTotal Length - 2



		MI_SET_C	ONTEXT
1	31:12	Logical Context Address	
		Project: All	
		Address: GraphicsAdd	dress[31:12]
		Surface Type: Logical Cont	ext
		loaded into the hardware context. If with the current ring, no load will occ	chysical address of the Logical Context that is to be this address is equal to the CCID register associated cur. Prior to loading this new context, the device will d. After the context switch operation completes, this ciated CCID register.
			[DevSNB A]
		Description	Ring Command
		Switch to default context	MI_SET_CONTEXT save old_ctx, restore default ctx
		Nuke default context	MI_LOAD_REGISTER_IMM address 0x2180, data = 0x0
		Wait for nuking to complete	PIPE_CONTROL with CS stall (bit20 in DW1) bit set (PIPE_CONTROL restrictions apply)
		Switch to new context	MI_SET_CONTEXT restore new ctx
	11:10	Reserved Project: All	Format: MBZ
	9	Reserved Project:	Format: MBZ
	8	Reserved, Must be 1	Project: All Format: Must Be One
	7:4	Reserved	Project: All Format: MBZ
	1	the contests of the CCID register is context restore from occurring; howe occur. This bit cannot be set with Re	xt a comparison between Logical Context Address and performed. Normally, matching addresses prevent a ever, when this bit is set a context restore is forced to
	0	Restore Inhibit Project: A	.ll Format: U32
	1 0	•	from the logical context specified by Logical Context
		Address is inhibited (i.e., the existing	ng HW context values are maintained). This bit must be ninitialized logical context. If clear, the context switch



1.3.8 MI_STORE_DATA_IMM

	MI_STORE_DATA_IMM						
Project:	All	Length Bias: 2					
Engine:	· -						

The MI_STORE_DATA_IMM command requests a write of the QWord constant supplied in the packet to the specified Memory Address. As the write targets a System Memory Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).

Programming Notes:

This command should not be used within a "non-secure" batch buffer to access global virtual space. Doing so will cause the command parser to perform the write with byte enables turned off. This command can be used within ring buffers and/or "secure" batch buffers.

This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll un-cached memory or device registers).

This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete "eventually", there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.

DWord	Bit			Description				
0	31:29	Command Default Va	· .	COMMAND	Format: C)pCode		
	28:23	MI Comma Default Va	and Opcode lue: 20h MI_S	STORE_DATA_IMM	Format: C)pCode		
	22	Project: This bit will buffer. It is	Use Global GTT Project: All This bit will be ignored and treated as if clear when executing from a non-privileged batch buffer. It is allowed for this bit to be clear when executing this command from a privileged (secure) batch buffer. This bit <i>must</i> be '1' if the Per Process GTT Enable bit is clear.					
		Value	Name	Description		Project		
		0h	Per Process Graphics Address			All		
		1h	Global Graphics Address	This command will use the glot translate the Address and this be executing from a privileged buffer.	command mus			
	21:8	Reserved	Project: All	Format: MBZ				
	7:0	DWord Le	ngth					
		Default Va	lue: 2h	Excludes DWord (0 2 for DWord, 3 for 0				
		Format:	=n		Total Length	- 2		
1	31:0	Reserved	Project: All	Format: MBZ				



	MI_STORE_DATA_IMM						
2	31:2	Address					
		Project: All					
		Address: GraphicsAddress[31:2]					
		Surface Type: U32(2)					
		This field specifies Bits 31:2 of the Address where the DWord will be stored. As the store address must be DWord-aligned, Bits 1:0 of that address MBZ. This address must be 8B aligned for a store "QW" command.					
	1:0	Reserved Project: All Format: MBZ					
3	31:0	Data DWord 0 Project: All Format: U32					
		This field specifies the DWord value to be written to the targeted location. For a QWord write this DWord is the lower DWord of the QWord to be reported (DW 0).					
4	31:0	Data DWord 1 Project: All Format: U32					
		This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).					

1.3.9 MI_STORE_DATA_INDEX

	MI_STORE_DATA_INDEX							
Project:	All	Length Bias: 2						
Engine:	Render							

The MI_STORE_DATA_INDEX command requests a write of the data constant supplied in the packet to the specified offset from the System Address defined by the Hardware Status Page Address Register. As the write targets a System Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).

Programming Notes:

Use of this command with an invalid or uninitialized value in the Hardware Status Page Address Register is UNDEFINED.

This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll uncached memory or device registers).

This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete "eventually", there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.

DWord	Bit	Description				
0	31:29	Command Type Default Value: 0h MI COMMAND Format: OpCode				
	28:23	Default Value: 0h MI_COMMAND Format: OpCode MI Command Opcode				
		Default Value: 21h MI_STORE_DATA_INDEX Format: OpCode				



		MI_STORE_DATA_INDEX							
	22	Reserved Project: CTG+ Format:							
		Setting this bit will cause this command to offset in the Surface Probe List instead of the hardware status page. This is intended to be used internally only (it is UNDEFINED to set this bit in a command in a ring or batch buffer.)							
	21	Use Per-Process Hardware Status Page							
		Project: All							
		If this bit is set, this command will index into the per-process hardware status page at offset 28K from the LRCA. If clear, the Global Hardware Status Page will be indexed. This bit will be ignored and treated as <u>set</u> if this command is executed from within a non-secure batch buffer, This							
	20:8	Reserved Project: All Format: MBZ							
	7:0	DWord Length							
		Default Value: 1h Excludes DWord (0,1) = 1 for DWord, 2 for QWord							
		Format: =n Total Length - 2							
1	31:12	Reserved Project: All Format: MBZ							
	11:2	Offset							
		Project: All							
		Format: U10 zero-based DWord offset into the HW status page.							
		Address: HardwareStatusPageOffset[11:2]							
		Surface Type: U32							
		Range [16, 1023]							
		This field specifies the offset (into the hardware status page) to which the data will be written. Note that the first few DWords of this status page are reserved for special-purpose data storage – targeting these reserved locations via this command is UNDEFINED.							
		This address must be 8B aligned for a store "QW" command.							
	1:0	Reserved Project: All Format: MBZ							
2	31:0	Data DWord 0 Project: All Format: U32							
		This field specifies the DWord value to be written to the targeted location. For a QWord write this DWord is the lower DWord of the QWord to be reported (DW 0).							
3	31:0	Data DWord 1 Project: All Format: U32							
		This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).							



1.3.10 MI_STORE_REGISTER_MEM

MI_STORE_REGISTER_MEM

Project: All Length Bias: 2

Engine: Render

The MI_STORE_REGISTER_MEM command requests a register read from a specified memory mapped register location in the device and store of that DWord to memory. The register address is specified along with the command to perform the read.

Programming Notes:

The command temporarily halts command execution.

The memory address for the write is snooped on the host bus.

This command should not be used within a "non-secure" batch buffer to access global virtual space. Doing so will cause the command parser to perform the write with byte enables turned off. This command can be used within ring buffers and/or "secure" batch buffers.

This command will cause undefined data to be written to memory if given register addresses for the PGTBL_CTL_0 or FENCE registers

SNB-A0: To avoid deadlock scenarios, this command cannot be executed if there are additional posted writes (i.e. LRI, semaphore update) being sent to the same command streamer.

DWord	Bit			Description			
0	31:29	Command Default Va	Format: Op	Code			
	28:23	MI Comma	and Opcode lue: 24h MI_S	TORE_REGISTER_MEM	Format: Op	Code	
	22	Use Global GTT Project: All This bit will be ignored and treated as if clear when executing from a non-privileged bate buffer. It is allowed for this bit to be clear when executing this command from a privilege (secure) batch buffer. This bit <i>must</i> be '1' if the Per Process GTT Enable bit is clear.					
		Value	Name	Description		Project	
		0h	Per Process Graphics Address			All	
		1h	Global Graphics Address	This command will use the translate the Address and be executing from a privil buffer.	this command must	All	
	21:8	Reserved	Project: All	Format: MBZ			
	7:0	DWord Le Default Va Format:	_	Excludes DWor	rd (0,1) Total Length -	2	
1	31:26	Reserved	Project: All	Format: MBZ			



	25.0	MI_STORE_REGISTER_MEM 25:2 Register Address						
	25:2							
		Project: All						
		Address: MMIO Address[25:2]						
		Surface Type: MMIO Register						
		This field specifies Bits 25:2 of the Register offset the DWord will be read from. As the register address must be DWord-aligned, Bits 1:0 of that address MBZ.						
		Programming Notes	Project					
		Storing a VGA register is not permitted and will store an UN	IDEFINED value. All					
		The values of PGTBL_CTL0 or any of the FENCE registers to memory; UNDEFINED values will be written to memory it these registers are specified.						
	1:0	Reserved Project: All Format: MBZ						
2	31:2	Memory Address						
		Project: All						
		Address: GraphicsAddress[31:2]						
		Surface Type: MMIO Register						
		This field specifies the address of the memory location when the DWord above will be written. The address specifies the [· .					
		Range = GraphicsVirtualAddress[31:2] for a DWord register						
	1:0	Reserved Project: All Format: MBZ						



1.3.11 MI_SUSPEND_FLUSH

			IV	II_SU	SPEND_F	LUSH			
Project:	All		Length Bias: 1						
Engine:	Rer	nder			·		•		
Blocks MM	IO sync flı	ush or any fl	ushes relate	ed to V	T-d while ena	bled			
DWord	Bit				D	escription			
0	31:29	Command	Туре						
		Default Va	lue: 0h	MI_	_COMMAND		F	ormat:	OpCode
	28:23	MI Comma	and Opcod	le					
		Default Va	lue: 0Bh	MI_	_SUSPEND_F	LUSH	F	ormat:	OpCode
	22:1	Reserved	Project	: All	Forma	at: MBZ			
	0	Suspend I	Flush						
		Project:		All					
		Default Va	lue:	0h		DefaultVaue	eDesc		
		Format:		Enab	le		F	ormatDe	esc
		This field s disable and			e to sync flush on.	or implicit flu	sh generate	ed during	VTD enable,
		Value	Name		Description			P	roject
		0h	Disable					A	JI .
		1h	Enable					Δ	.II



1.3.11.1 [DevSNB] Description of dedicated Performance Counters [A0-A28]

Cntr#	Event	Description
A0	Aggregated Core Array Active	The sum of all cycles on all cores spent actively executing instructions.
A1	Aggregated Core Array Stalled	The sum of all cycles on all cores spent stalled. (at least one thread loaded but the entire core is stalled for any reason)
A2	Vertex Shader Active Time	Total time in clocks the vertex shader spent active on all cores.
A3	Vertex Shader Stall Time	Total time in clocks the vertex shader spent stalled on all cores. This metric must be bucketed by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
A4	Vertex Shader Stall Time – Core Stall	Total time in clocks the vertex shader spent stalled on all cores – and the entire core was stalled as well. This metric must be bucketed by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
A5	Vertex Shader ready but not running Time	Total time in clocks the vertex shader spent ready to run but not running on all cores.
A6	Geometry Shader Active Time	Total time in clocks the geometry shader spent active on all cores.
A7	Geometry Shader Stall Time	Total time in clocks the geometry shader spent stalled on all cores. This metric must be bucketed by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
A8	Geometry Shader Stall Time – Core Stall	Total time in clocks the geometry shader spent stalled on all cores – and the entire core was stalled as well. This metric must be bucketed by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
A9	# GS threads loaded	Number of GS threads loaded at any



		given time in the EUs.
A10	Geometry Shader ready but not running Time	Total time in clocks the geometry shader spent ready to run but not running on all cores.
A11	Pixel Shader Active Time	Total time in clocks the pixel shader spent active on all cores.
A12	Pixel Shader Stall Time	Total time in clocks the Pixel shader spent stalled on all cores. This metric must be bucketed by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
A13	Pixel Shader Stall Time – Core Stall	Total time in clocks the pixel shader spent stalled on all cores – and the entire core was stalled as well. This metric must be bucketed by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
A14	# PS threads loaded	Number of PS threads loaded at any given time in the EUs.
A15	Pixel Shader ready but not running Time	Total time in clocks the Pixel shader spent ready to run but not running on all cores.
A16	Early Z Test Pixels Passing	Number of pixels/samples passing early Z test (i.e. before PS dispatch)
A17	Early Z Test Pixels Failing	Number of pixels/samples failing early Z test (i.e. before PS dispatch)
A18	Early Stencil Test Pixels Passing	Number of pixels/samples passing early stencil test (i.e. before PS dispatch)
A19	Early Stencil Test Pixels Failing	Number of pixels/samples failing early stencil test (i.e. before PS dispatch)
A20	Pixel Kill Count	Number of pixels/samples killed in the pixel shader. (How about chroma key?)
A21	Alpha Test Pixels Failed	Number of pixels/samples that fail alpha-test. Alpha to coverage may have some challenges in per-pixel invocation.
A22	Post PS Stencil Pixels Failed	Number of pixels/samples fail stencil test in the backend.
A23	Post PS Z buffer	Number of pixels/samples fail Z test



	Pixels Failed	in the backend.
A24	Pixels/samples Written in the frame buffer	MRT case will report multiple of those.
A25	GPU Busy	CSunit indicating that ring is idle.
A26	CL active and not stalled	Clipper Fixed Function is active but not stalled
A27	SF active and stalled	SF Fixed Function is active but not stalled



1.3.12 MI_UPDATE_GTT

		MI_UPDATE_GTT
Project:	All	Length Bias: 2
Engine:	Render	

The MI_UPDATE_GTT command is used to update GTT page table entries in a coherent manner and at a predictable place in the command flow.

An MI_FLUSH should be placed before this command, since work associated with preceding commands that are still in the pipeline may be referencing GTT entries that will be changed by its execution. The flush will also invalidate TLBs and read caches that may become invalid as a result of the changed GTT entries. MI_FLUSH is not required if it can be guaranteed that the pipeline is free of any work that relies on changing GTT entries (such as MI_UPDATE_GTT contained in a paging DMA buffer that is doing only update/mapping activities and no rendering).

This is a privileged command. This command will be converted to a no-op and an error flagged if it is executed from within a non-secure batch buffer.

PPGTT updates cannot be done via MI_UPDATE_GTT, gfx driver will have to use storeDW for PPGTT inline updates.

DWord	Bit			Description	
0	31:29	Command Default Va		_COMMAND Fo	ormat: OpCode
	28:23	MI Comm Default Va	and Opcode lue: 23h MI	_UPDATE_GTT Fo	ormat: OpCode
	22	Use Globa Project: Reserved:	All	dating Per Process Graphics Address is	s not supported
		Value	Name	Description	Project
		0h	Per Process Graphics Address	Illegal, not supported.	All
		1h	Global	This command will use the global GTT	T to All
			Graphics Address	translate the Address and this comma must be executing from a privileged (secure) batch buffer.	
	21:8	Reserved	Address	translate the Address and this comma must be executing from a privileged (secure) batch buffer.	
	21:8 7:0	Reserved DWord Le	Address Project: All	translate the Address and this comma must be executing from a privileged (secure) batch buffer.	
			Address Project: All	translate the Address and this comma must be executing from a privileged (secure) batch buffer.	



		MI_UPDATE_GTT
1	31:12	Entry Address
		Project: All
		Address: GraphicsAddress[31:12]
		This field simply holds the DW offset of the first table entry to be modified. Note that one or more of the upper bits may need to be 0, i.e., for a 2G aperture, bit 31 MBZ.
	11:0	Reserved Project: All Format: MBZ
2n	31:0	Entry Data
		Project: All
		Format: Table Entry
		This Dword becomes the new page table entry. See PPGTT/Global GTT Table Entries (PTEs) in Memory Interface Registers.

1.3.13 MI_USER_INTERRUPT

		MI_	USER_INTERRUPT		
Project: Engine:	All Re r	nder	Length Bias:	1	
		RUPT command is used g this command. See Use	to generate a User Interrupt cond or Interrupt.	lition. The parser v	vill continue
DWord	Bit		Description		
0	31:29	Command Type			
U		Default Value: 0h	MI_COMMAND	Format:	OpCode
U	28:23	Default Value: 0h MI Command Opcode Default Value: 02h	MI_COMMAND MI_USER_INTERRUPT	Format:	OpCode OpCode



1.3.14 MI WAIT FOR EVENT

Project: Al	All	Length Bias:	1
Engine: Re	Render		

The MI_WAIT_FOR_EVENT command is used to pause command stream processing until a specific event occurs or while a specific condition exists. See Wait Events/Conditions, Device Programming Interface in *MI Functions*. Only one event/condition can be specified -- specifying multiple events is UNDEFINED.

The effect of the wait operation depends on the source of the command. Once parsed, the parser will halt (and suspend command arbitration) until the event/condition occurs. Note that if a specified condition does not exist (the condition code is inactive) at the time the parser executes this command, the parser proceeds, treating this command as a no-operation.

If CSunit is waiting for V-blank or flip done, HW can go into RC1/RC6 state.

MI_NOOP setting NOP register (or any other benign command) must be set after MI_WAIT_FOR_EVENT under the following conditions

- Back-to-back MI WAIT FOR EVENT commands
- MI_WAIT_FOR_EVENT is the last command before head = tail

DWord	Bit	Description
0	31:29	Command Type Default 0h MI_COMMAND Format: OpCode Value:
	28:23	MI Command Opcode Default 03h MI_WAIT_FOR_EVENT Format: OpCode Value:
	22:20	Reserved Project: DevSNB Format: MBZ



	T		AIT_FOR_EVENT	
19:16		n Code Wait Se	lect	
	Project:	All		
			or the duration that the corresponding elect one of 15 condition codes in the	
			rait until that condition-code in the EXC	
	Value	Name	Description	Project
	Oh	Not Enabled	Condition Code Wait not enabled	All
	1h-5h	Enabled	+	All
	II in-on	Enabled	Condition Code select enabled; selects one of 5 codes, 0 – 4	All
	6h-15h	Reserved		All
	Progran	nming Notes		
	UNDEFI	NED if an unimp	n codes are implemented. The parser elemented condition code is selected by register (Memory Interface Registers)	by this field. The
	that are	implemented.	Togoto (World) Interiors	viists the codes
15:14	Reserved	· · · · · · · · · · · · · · · · · · ·	All Forma	
15:14	Reserved	· · · · · · · · · · · · · · · · · · ·	All Forma	at: MBZ
	Reserved Display P This field event occ blank peri	Pipe B H Blank Venables a wait uurs. This event od. Note that th	All Forma	nat: MBZ nat: Enable orizontal Blank" olay B Horizontal ee Horizontal
	Reserved Display P This field event occ blank peri	Pipe B H Blank Venables a wait uurs. This event od. Note that the period in the Device	Wait Enable Project: All Formaintil the start of next Display Pipe B "His defined as the start of the next Displied is can cause a wait for up to a line. So	at: MBZ nat: Enable orizontal Blank" olay B Horizontal ee Horizontal Functions.
13	Reserved Display P This field event occ blank peri Blank Eve	Pipe B H Blank Venables a wait uurs. This event od. Note that the period Project: A	Wait Enable Project: All Formaintil the start of next Display Pipe B "H is defined as the start of the next Display can cause a wait for up to a line. So Programming Interface chapter of MI	at: MBZ nat: Enable orizontal Blank" olay B Horizontal ee Horizontal Functions.
13	Reserved Display P This field event occ blank peri Blank Eve Reserved Display P Enable This field occurs. T blank peri	Pipe B H Blank Venables a wait usurs. This event od. Note that the ent in the Device Pipe B Vertical I enables a wait usurs. Pipe B Vertical I enables a wait usurs.	Wait Enable Project: All Formaintil the start of next Display Pipe B "H is defined as the start of the next Display can cause a wait for up to a line. So Programming Interface chapter of MI	at: MBZ nat: Enable orizontal Blank" lay B Horizontal ee Horizontal Functions. at: MBZ t: U32 Blank" event be B vertical refresh
13	Reserved Display P This field event occ blank peri Blank Eve Reserved Display P Enable This field occurs. T blank peri period. S	Pipe B H Blank Venables a wait usurs. This event od. Note that the ent in the Device Pipe B Vertical I enables a wait usurs. Pipe B Vertical I enables a wait usurs.	Wait Enable Project: All Formal Intil the start of next Display Pipe B "His defined as the start of the next Displication is can cause a wait for up to a line. So Programming Interface chapter of MI Formal Intil the next Display Pipe B "Vertical Ened as the start of the next Display Pipe is can cause a wait for up to an entire	at: MBZ nat: Enable orizontal Blank" lay B Horizontal ee Horizontal Functions. at: MBZ t: U32 Blank" event be B vertical refresh



10	Display Sprite B Flip Pending Wait Project: All Format: Enable Enable
	This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of <i>MI Functions</i> .
9	Display Plane B Flip Pending Wait Project: All Format: Enable Enable
	This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of <i>MI Functions</i> .
8	Display Pipe B Scan Line Wait Enable Project: All Format: Enable
	This field enables a wait while a Display Pipe B "Scan Line" condition exists. This condition is defined as the the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register. See Scan Line Event in the Device Programming Interface chapter of <i>MI Functions</i> .
7:6	Reserved Project: All Format: MBZ
5	Display Pipe A H Blank Wait Enable Project: All Format: U32 This field enables a wait until the start of next Display Pipe A "Horizontal Blank" event occurs. This event is defined as the start of the next Display A Horizontal blank period. Note that this can cause a wait for up to a line. See Horizontal Blank Event in the Device Programming Interface chapter of MI Functions.
4	Reserved Project: All Format: MBZ
3	Display Pipe A Vertical Blank Wait Project: All Format: Enable Enable
	This field enables a wait until the next Display Pipe A "Vertical Blank" event occurs. This event is defined as the start of the next Display A vertical blank period. Note that this can cause a wait for up to an entire refresh period. See Vertical Blank Event in the Device Programming Interface chapter of <i>MI Functions</i> .
2	Display Sprite A Flip Pending Wait Project: All Format: Enable Enable
	This field enables a wait for the duration of a Display Sprite A "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the



1	Display Plane A Flip Pending Wait Project: All Format: Enable	able
	This field enables a wait for the duration of a Display Plane A "Flip Pendir condition. If a flip request is pending, the parser will wait until the flip ope has completed (i.e., the new front buffer address has now been loaded in active front buffer registers). See Display Flip Pending Condition in the De Programming Interface chapter of <i>MI Functions</i> .	ration to the
0	Display Pipe A Scan Line Project: All Format: En Wait Enable	able
	This field enables a wait while a Display Pipe A "Scan Line" condition exist This condition is defined as the the start of the scan line specified in the Fibiglay Scan Line Count Range Compare Register. See Scan Line Even Device Programming Interface chapter of <i>MI Functions</i> .	Pipe A