Intel[®] HD Graphics OpenSource PRM

Volume 3 Part 3: North Display Registers

For the all new 2010 Intel Core Processor Family Programmer's Reference Manual (PRM)

February 2010

Revision 1.0



You are free:

to Share -- to copy, distribute, display, and perform the work

Under the following conditions:

Attribution. You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).

No Derivative Works. You may not alter, transform, or build upon this work.

You are not obligated to provide Intel with comments or suggestions regarding this document. However, should you provide Intel with comments or suggestions for the modification, correction, improvement, or enhancement of: 9a) this document; or (b) Intel products, which may embody this document, you grant to Intel a non-exclusive, irrevocable, worldwide, royalty-free license, with the right to sublicense Intel's licensees and customers, under Recipient intellectual property rights, to use and disclose such comments and suggestions in any manner Intel chooses and to display, perform, copy, make, have made, use, sell, and otherwise dispose of Intel's and its sublicensee's products embodying such comments and suggestions in any manner and via any media Intel chooses, without reference to the source.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Sandy Bridge chipset family, Havendale/Auburndale chipset family, Intel[®] 965 Express Chipset Family, Intel[®] G35 Express Chipset, and Intel[®] 965GMx Chipset Mobile Family Graphics Controller may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Intel and the Intel are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2010, Intel Corporation. All rights reserved.

Contents

1. Nort	h Display Engine Registers	
1.1.1	Terminology	7
1.1.2	Register Protection for Panel Protection	
1.1.3	Display Mode Set Sequence	8
2. Nort	h Display Engine Shared Functions	10
2.1.1	VGA CONTROL—VGA Control	
	ame Buffer Compression	
2.2.1	FBC_CFB_BASE—FBC Compressed Buffer Address	
2.2.2	FBC_CTL— FBC Control	
2.2.3	FBC_RECOMP_CTL — FBC ReComp Control	17
2.3 Int	errupts	
2.3.1	Display Engine Interrupt Bit Definition	
2.3.2	GT Interrupt Bit Definition	19
2.3.3	Power Management Interrupt Bit Definition	21
2.3.4	ISR — Interrupt Status	23
2.3.5	IMR — Interrupt Mask	24
2.3.6	IIR — Interrupt Identity	25
2.3.7	IER — Interrupt Enable	
2.3.8	HOTPLUG_CTL — Hot Plug Control	
2.4 Dis	splay Engine Render Response	
2.4.1		
2.4.2		
2.5 Dis	splay Timestamp	
2.5.1	TIMESTAMP_CTR—Time Stamp Counter Value	
	TIMESTAMP_LOAD—Time Stamp Load Value	
	splay Arbitration Control	
2.6.1	ARB_CTL—Display Arbitration Control 1	
	ARB_CTL2—Display Arbitration Control 2	
	splay Watermarks	
	WM_PIPE—Pipe Main Watermarks	
	WM_LP—Low Power Watermarks	
	WM_LP_SPR—Low Power Sprite Watermark	
	fresh Rate Hardware Control RR HW CTL—Refresh Rate Hardware Control	
2.8.1		
	cklight Control BLC_PWM_CTL—Backlight PWM Control	
2.9.1 2.9.2	BLC_PWM_DATA—Backlight PWM Data	
2.9.2	BLC_FWM_DATA—Backlight FWM Data BLM_HIST_CTL—Image Enhancement Control	
	BLM_HIST_BIN—Image Enhancement Bin Data	
2.9.4	BLM_HIST_GUARD—Histogram Threshold Guardband	
	lotion Blur Mitigation	
2.10 1	MBM_CTRL—MBM Control	
2.10.1	MBM_TBL_INDEX—MBM Overdrive Table Index	
2.10.3	MBM_TBL_DATA—MBM Overdrive Table Data	
	olor Space Conversion	
2.11.0	CSC COEFF—CSC Coefficients	
2.11.2	—	
2.11.3	CSC PREOFF—CSC Pre-Offsets	
2.11.4	CSC POSTOFF—CSC Post-Offsets	
	ipe Palette and Gamma	
2.12.1	PAL_LGC—Legacy Palette	

2.12.2		
2.12.3		
2.12.4		
2.12.5		
2.13 P	ipe Color Gamut Enhancement	62
	CGE_CTRL—Color Gamut Enhancement Control	
	CGE_WEIGHT—Color Gamut Enhancement Weight	
	oftware Flags	
	SWF—Software Flags	
2.14.2	GTSCRATCH—GT Scratchpad	67
3. Nort	h Display Engine Pipe and Port Controls	68
3.1 Pip	pe Timing	68
3.1.1	HTOTAL—Horizontal Total	
3.1.2	HBLANK—Horizontal Blank	
3.1.3	HSYNC—Horizontal Sync	
3.1.4	VTOTAL—Vertical Total	
3.1.5	VBLANK—Vertical Blank	
3.1.6	VSYNC—Vertical Sync	
3.1.7	SRCSZ—Source Image Size	
3.1.8	VSYNCSHIFT— Vertical Sync Shift	
	pe M/N Values	
3.2.1	DATAM— Data M Value	
3.2.2	DATAN— Data N Value	
3.2.3	LINKM— Link M Value	
3.2.4	LINKN— Link N Value	
	DI Transmit	
3.3.1		
3.4 Pa 3.4.1	anel Fitter PF_PWR_GATE—Panel Fitter Power Gate Control	
3.4.1	PF_WIN_POS—Panel Fitter Window Position	
3.4.2 3.4.3	PF_VVIN_POS—Parlel Fitter Window Position PF_WIN_SZ—Panel Fitter Window Size	
3.4.3	PF_VVIN_32—Panel Fitter Control	
3.4.5	PF VSCALE—Panel Fitter Vertical Scale	
3.4.5	PF_VSCALE_IP—Panel Fitter Vertical Scale IP	
3.4.7	PF_HSCALE_Panel Fitter Horizontal Scale	
3.4.8	PF_COEF_INDEX—Panel Fitter Coefficients Index	
3.4.9	PF COEF DATA—Panel Fitter Coefficients Data	
3.4.10		
	h Display Engine Pipe and Plane Controls	
4.1 Fij 4.1.1	PIPE_SCANLINECOMP—Pipe Scan Line Compare	
4.1.1	PIPE_SCANLINECOMPTPIPE Scan Line Compare PIPE_CONF—Pipe Configuration	
4.1.2	PIPE_CONF—Pipe Configuration	
4.1.3	PIPE_CERN_CITE_Pipe CERN Control	
4.1.4	PIPE_FLIPCNT—Pipe Flip Count	
4.1.5	PIPE_FLIPCINT—Pipe Filp Count	103 103
4.1.0	PIPE_FRMTMSTMP—Pipe Flame Time Stamp	
	Irsor Plane	
4.2 00	CUR CTL—Cursor Control	
4.2.2	CUR_BASE—Cursor Base Address	
4.2.3	CUR_POS—Cursor Position	
4.2.4	CUR_POPUPBASE—Cursor Popup Base Address	
4.2.5	CUR_PAL—Cursor Palette	
-	_	-

4.2.6	CUR_FBC_CTL—Cursor FBC Control	
4.2.7	PLANE_SURFLIVE—Plane Live Base Address	113
4.3 Pri	mary Plane	
4.3.1	PRI_CTL—Primary Control	114
4.3.2	PRI_LINOFF—Primary Linear Offset	117
4.3.3	PRI_STRIDE—Primary Stride	118
4.3.4	PRI_SURF—Primary Surface Base Address	
4.3.5	PRI_TILEOFF—Primary Tiled Offset	
4.4 Sp	rite Plane	
4.4.1	SPR_CTL—Sprite Control	
4.4.2	SPR_LINOFF—Sprite Linear Offset	
4.4.3	SPR_STRIDE—Sprite Stride	127
4.4.4	SPR_POS—Sprite Position	128
4.4.5	SPR_SIZE—Sprite Size	
4.4.6	SPR_SURF—Sprite Surface Base Address	
4.4.7	SPR_TILEOFF—Sprite Tiled Offset	
4.4.8	SPR_KEYVAL—Sprite Key Color Value	
4.4.9	SPR_KEYMSK—Sprite Key Mask	
4.4.10	SPR_KEYMAX—Sprite Key Color Max	
4.4.11	SPR_SCALE—Sprite Scaler Control	
4.4.12	SPR_GAMC—Sprite Gamma Correction	
4.4.13	SPR_GAMC16—Sprite Gamma Correction Point 16	
4.4.14	SPR_GAMC17—Sprite Gamma Correction Point 17	142

Revision History

Document Number	Revision Number	Description	Revision Date
IHD-OS-022810-R1V3PR3	1.0	First Release	February 2010

1. North Display Engine Registers

This chapter contains the register descriptions for the display portion of a family of graphics devices. These registers vary by devices within the family of devices, so special attention needs to be paid to which devices use which registers and register fields.

Different devices within the family may add, modify, or delete registers or register fields relative to another device in the same family based on the supported functions of that device.

Description	Software Use	Should be implemented as
Read/Write, R/W	This bit can be read or written.	
Reserved	Don't assume a value for these bits. Writes have no effect.	Writes are ignored. Reads return zero.
Reserved: must be zero, MBZ	Software must always write a zero to these bits. This allows new features to be added using these bits that will be disabled when using old software and as the default case.	Writes are ignored. Reads return zero. Maybe be connected as Read/Write in future projects.
Reserved: PBC, software must preserve contents	Software must write the original value back to this bit. This allows new features to be added using these bits.	Read only or test mode Read/Write.
Read Only	This bit is read only. The read value is determined by hardware. Writes to this bit have no effect.	According to each specific bit. The bit value is determined by hardware and not affected by register writes to the actual bit.
Read/Clear, Read/Write Clear	This bit can be read. Writes to it with a one cause the bit to clear.	Hardware events cause the bit to be set and the bit will be cleared on a write operation where the corresponding bit has a one for a value.
Double Buffered	Write when desired. Read gives the unbuffered value (written value) unless specified otherwise. Written values will update to take effect after a certain point. Some have a specific arming sequence where a write to another register is required before the update can take place. This is used to ensure atomic updates of several registers.	Two stages of registers used. First stage is written into and used for readback (unless specified otherwise). First stage value is transferred into second stage at the update point. Second stage value is used to control hardware. Arm/disarm flag for specific arming sequences.

1.1.1 Terminology

1.1.2 Register Protection for Panel Protection

See the South Display Engine Registers document.

1.1.3 Display Mode Set Sequence

	Wait values	
	FDI training pattern 1 time = 0.5uS	
	FDI training pattern 2 time = 1.5uS	
	FDI idle pattern time = 31uS	
	Enable sequence	
1.	Enable panel power as needed to retrieve panel configuration	
	a. Enable panel power override using AUX VDD enable override bit	
	b. Wait for delay given in panel requirements	
	c. Leave panel power override enabled until later step	
2.	Enable PCH clock reference source and PCH SSC modulator, wait for warmup (Can be done anytime before enabling port)	
3.	If enabling port on PCH: (Must be done before enabling CPU pipe or FDI)	
	a. Enable PCH FDI Receiver PLL, wait for warmup plus DMI latency	
	b. Switch from Rawclk to PCDclk in FDI Receiver (FDI A OR FDI B)	
	c. Enable CPU FDI Transmitter PLL, wait for warmup	
4.	Enable CPU panel fitter if needed (Can be done anytime before enabling CPU pipe)	
5.	Configure CPU pipe timings, M/N/TU, and other pipe settings (Can be done anytime before enabling CPU pipe)	
6.	Enable CPU pipe	
7.	Configure and enable CPU planes (VGA or hires)	
8.	If enabling port on PCH:	
	a. Program PCH FDI Receiver TU size same as Transmitter TU size for TU error checking	
	b. Train FDI	
	i. Set pre-emphasis and voltage (iterate if training steps fail)	
	ii. Enable CPU FDI Transmitter and PCH FDI Receiver with training pattern 1 enabled	
	iii. Wait for FDI training pattern 1 time	
	iv. Read PCH FDI Receiver IIR for bit lock in bit 8 (retry at least once if no lock)	
	v. Enable training pattern 2 on CPU FDI Transmitter and PCH FDI Receiver	
	vi. Wait for FDI training pattern 2 time	
	vii. Read PCH FDI Receiver IIR for symbol lock in bit 9 (retry at least once if no lock)	
	viii. Enable normal pixel output on CPU FDI Transmitter and PCH FDI Receiver	
	ix. Wait for FDI idle pattern time for link to become active	
	 Configure and enable PCH DPLL, wait for PCH DPLL warmup (Can be done anytime before enabling PCH transcoder) 	
	d. Configure PCH transcoder timings, M/N/TU, and other transcoder settings (should match CPU settings))
	e. Enable PCH transcoder	
9.	Enable panel power through panel power sequencing	
	Wait for panel power sequencing to reach enabled steady state	
	Disable panel power override	
12.	Enable panel backlight	

Disable sequence 1. Disable panel backlight Disable panel power through panel power sequencing 2. 3. Disable CPU planes (VGA or hires) 4. Disable CPU pipe Wait for CPU pipe off status (CPU pipe config register pipe state) 5. Disable CPU panel fitter (Can be done anytime after CPU pipe is off) 6. 7. Else disabling port on PCH: a. Disable CPU FDI Transmitter and PCH FDI Receiver b. Disable port c. Disable PCH transcoder d. Wait for PCH transcoder off status (PCH transcoder config register transcoder state) e. Disable PCH DPLL (Can be done anytime after PCH ports and transcoder are off) If no other PCH transcoder is enabled f i. Switch from PCDclk to Rawclk in PCH FDI Receiver ii. Disable CPU FDI Transmitter PLL iii. Disable PCH FDI Receiver PLL If SSC is no longer needed, disable PCH SSC modulator 8. 9. If clock reference no longer needed, disable PCH clock reference source **Pipe timings change** Use complete disable sequence followed by complete enable sequence with new mode programmings. Please note that pipe source size can be changed on the fly when panel fitting is enabled. **Notes** CPU FDI Transmitter should not be set to idle while PCH transcoder is enabled as this will cause PCH transcoder underflow.

1.1.4 Register Instances and Address Offsets

The main body of the register document only contains generic register format information.

The register offset spreadsheet gives the address of each register and which format it is an instance of.

2. North Display Engine Shared Functions

2.1 VGA

The VGA Control register is located here. The remaining VGA registers are located in the VGA Registers document.

2.1.1 VGA_CONTROL—VGA Control

			VGA_CONTROL	
Default Va	lue:		00002900h	
Access:	R/W			
Size (in bi	ts): 32			
		Note: VGA	A requires panel fitting to be enabled.	
		Note: V	GA is always connected to pipe A.	
Bit			Description	
31	VGA_Displ	ay_Disable		
	Project:	All		
	Default Valu	ue: Ob	VGA Display Enabled	
	BFFFF mer settings. V	mory aperture access GA display should or	npatible display mode. It has no effect on VG ses which are controlled by the PCI configurat hly be enabled if all display planes other than planes need to stay disabled, only the VGA p	ion and VGA register VGA are disabled. After
		/GA SR01 screen of ters document.	f bit must be programmed when enabling and	disabling VGA. See the
	Value	Name	Description	Project
	0b	Enable	VGA Display Enabled	All
	1b	Disable	VGA Display Disabled	All
30:27	Reserved	Project: All	 Fo	rmat: PBC

				VGA_CONTROL				
26	VGA_Bo	rder_Enable	9					
	Project: All							
	Default Va	alue:	0b					
		ong with the		order areas are included in the active disp The VGA popup cursor can be positioned				
	Value	Name	Descripti	on		Project		
	0b	Disable	VGA bord	ler areas are not displayed		All		
	1b	Enable	VGA bord	ler areas are displayed		All		
25	Reserved	l Proje	ct: All		Format: PBC			
24	Pipe_CS	C_Enable						
	Project:		All					
	Default Va	alue:	0b					
				e conversion for the VGA pixel data. CSC ne format of the VGA pixel data.	mode in the pipe (CSC		
	Value	Name	Descripti	on		Project		
	0b	Bypass	VGA pixe	VGA pixel data bypasses the pipe color space conversion logic				
	1b	Pass	VGA pixel data passes through the pipe color space conversion logic					
3:21	Reserved	l Proje	ct: All		Format: PBC			
20	Legacy_8Bit_Palette_En							
	Project:		All					
	Default Va	alue: Ob						
		This bit only affects reads and writes to the palette through VGA I/O addresses. In the 6-bit mode, the						
	8-bits of data are shifted up two bits on the write (upper two bits are lost) and shifted two bits down on the read. It provides backward compatibility for original VGA programs (in it's default state) as well as VESA VBE support for 8-bit palette. It does not affect palette accesses through the palette register							
	MMIO pat			_				
	Value	Name	<u> </u>		Project			
	0b 1b	6 bit DA 8 bit DA		6-bit DAC 8-bit DAC	All			
10			0					
19	Palette_E	sypass	All					
	Project: All Security: Test							
	Default Va	alue:	0b					
		-		ation				
	Value	Name	Descrip			Project		
	Value Ob	Name Pass	-	GA data through the palette		All		

			VG	A_CONTROL	
18	Nine_Dot	_Disable			
	Project:		All		
	Security:		Test		
	Default Va		0b		
	mode, ins functional	tead the de	evice emulates that ed. VGA panning	g the VGA display into a real 9-dot per t using 8-dots per character. The VGA control handles the pseudo 9-dot mod	register bit SR01<0>
	Value	Name	Description		Project
	0b	9 dot	Enable use of 9-	dot enable bit in VGA registers	All
	1b	8 dot	Ignore the 9-dot	per character bit and always use 8	All
17:16	Reserved	l Proje	ect: All	Fo	rmat: PBC
15:12	VGA_DE	throttling			
	Project:		All		
	Security:		Test		
	Default Va	alue:	0010b	33%	
	Those hits				
	display er	s throttle th nable regior	e VGA engine's di n. Throttling shoul	splay pipe line from generating pixels to d be set at boot time.	oo quickly during the
	display er	hable region	e VGA engine's di n. Throttling shoul me	splay pipe line from generating pixels to d be set at boot time. Description	oo quickly during the Project
	display er	nable region	n. Throttling shoul	d be set at boot time.	
	display er Value	nable region Na 000b 0%	n. Throttling shoul I me %	d be set at boot time. Description	Project
	display er Value 0000b,1	nable region Na 000b 0%	n. Throttling shoul I me %	d be set at boot time. Description 0% (Disable)	Project All
	display en Value 0000b,10 0001b,10	Na 000b 0% 001b 50	n. Throttling shoul m e % %	d be set at boot time. Description 0% (Disable) 50%	Project All All
	display en Value 0000b,10 0001b,10 0010b	Na 000b 0% 001b 50 33	n. Throttling shoul me % % %	d be set at boot time. Description 0% (Disable) 50% 33% (Default)	Project All All All
	display en Value 0000b,11 0001b,11 0010b 0011b	Na 000b 0% 001b 50 33 25	n. Throttling shoul	d be set at boot time. Description 0% (Disable) 50% 33% (Default) 25%	Project All All All All All
	display en Value 0000b,10 0001b,10 0010b 0011b 0100b	Na 000b 0% 001b 50 33 25 20 20	n. Throttling shoul	d be set at boot time. Description 0% (Disable) 50% 33% (Default) 25% 20%	Project All All All All All All All
	display en Value 0000b,11 0001b,11 0010b 0011b 0100b 0101b	Na 000b 0% 001b 50 33 25 20 17	n. Throttling shoul me % % % % % %	d be set at boot time. Description 0% (Disable) 50% 33% (Default) 25% 20% 17%	Project All All All All All All All All All
	display en Value 0000b,11 0001b,11 0010b 0011b 0100b 0101b 0110b	Na 000b 0% 001b 50 33 25 20 17 15 15	n. Throttling shoul	d be set at boot time. Description 0% (Disable) 50% 33% (Default) 25% 20% 17% 15%	Project All
	display en Value 0000b,10 0001b,10 0010b 0011b 0100b 0101b 0110b 0111b	Na 000b 0% 001b 50 33 25 20 17 15 10	n. Throttling shoul me % % % % % % % % %	d be set at boot time. Description 0% (Disable) 50% 33% (Default) 25% 20% 17% 15% 10%	Project All
	display en Value 0000b,11 0001b,11 0010b 0011b 0100b 0101b 0110b 0111b 1010b	Na 000b 0% 001b 50 001b 50 20 25 20 17 15 10 66 66	n. Throttling shoul me % % % % % % % % % % % % %	Description 0% (Disable) 50% 33% (Default) 25% 20% 17% 15% 10% 66%	Project All
	display en Value 0000b,11 0001b,11 0010b 0011b 0100b 0101b 0110b 0111b 1010b 1011b	Na 000b 0% 001b 50 33 25 20 17 15 10 66 75	n. Throttling shoul me % % % % % % % % % % % % % % % % % %	d be set at boot time. Description 0% (Disable) 50% 33% (Default) 25% 20% 17% 15% 10% 66% 75%	Project All
	display en Value 0000b,11 0001b,11 0010b 0011b 0100b 0101b 0110b 0111b 1010b 1011b 1100b	Na 000b 0% 001b 50 001b 50 20 25 20 17 15 10 66 75 80 80	n. Throttling shoul me % % % % % % % % % % % % % % % % % %	Description 0% (Disable) 50% 33% (Default) 25% 20% 17% 15% 10% 66% 75% 80%	Project All All

1:8	VGA_blank_throttling_blank							
1.0	Project:	Al						
	Security:		est					
	Default Va	lue: 10	01b	50%				
	These bits blanking re	throttle the VGA e gion. Throttling s	engine's disp hould be se	blay pipe line from generating pixels t at boot time.	too quickly during the			
	Value	Name		Description	Project			
	0000b,10	00b 0%		0% (Disable)	All			
	0001b,10	01b 50%		50% (default)	All			
	0010b	33%		33%	All			
	0011b			25%	All			
	0100b 20%			20%	All			
	0101b	0101b 17%		17%	All			
	0110b	0b 15%		15%	All			
	0111b	10%		10%	All			
	1010b	66%		66%	All			
	1011b	75%		75%	All			
	1100b	80%		80%	All			
	1101b	90%		90%	All			
	1110b	85%		85%				
	1111b	82%		82%	All			
7:6	Blink_Dut	y_Cycle						
	Project:	AI						
	Default Va	lue: 00	b					
	Controls th	e VGA text mode	blink duty c	ycle relative to the VGA cursor blink	<u>k duty cycle</u> .			
	Value	Name	Descr	iption	Project			
	00b	100%	100%	Duty Cycle, Full Cursor Rate	All			
	01b	25%	25% D	Outy Cycle, 1/2 Cursor Rate	All			
	10b	50%	50% D	Outy Cycle, 1/2 Cursor Rate	All			
	11b	75%	75% D	Outy Cycle, 1/2 Cursor Rate	All			
5:0	VSYNC_B	link Rate			Project: All			

2.2 Frame Buffer Compression

2.2.1 FBC_CFB_BASE—FBC Compressed Buffer Address

			FBC_CF	B_BASE	
Register T Project: Default Va Access:	All lue: 00 R/\	00000h			
Size (in bit The conter		egister can no	t be changed while	compression is enabled.	
Bit		5		Description	
31:28	Reserve	d Project:	All	Format:	MBZ
27:12	This reg	set_Address ster specifies offs er must be 4K by	•	Project: ed Frame Buffer from the base of stoler	All n memory.
11:0	Reserve	Project:	All	Format:	MBZ

2.2.2 FBC_CTL— FBC Control

	FBC_CTL
Register Type:	MMIO
Project:	All
Default Value:	0000000h
Access:	R/W
Size (in bits):	32
The contents of	this register can not be changed, except bit 31, while compression is enabled.
	ompression is only supported with 16bpp and 32bpp 8:8:8 primary plane source pixel t supported with any 10:10:10 or 64bpp format.

	<u>.</u>			FBC_CTL		
Bit				Description		
31	Enable_F	BC				
	Project:	All				
	Default V		le FF	3C function at the next Vertical Blank star	t	
	Value	Name				Project
	0b	Disable		Description Disable frame buffer compression		Project
	1b	Enable		Enable frame buffer compression		
					/	
30:29	Plane_Se	elect				
	Project: Default V					
	Value	Name	De	scription	Project	
	00b	Primary Plane A	-	mary Plane A	All	
	01b	Primary Plane B		mary Plane B	All	
	10b	Primary Plane C	-	mary Plane C	All	
	11b	Reserved	Re	served	All	
28	CPU_Fer Project: Default V	nce_Enable All alue: 0b				
	Value	Name	De	scription		Project
	Ob	No CPU Disp Buf		splay Buffer is not in a CPU fence. No me a allowed from CPU to the Display Buffer	odifications	All
	1b	CPU Disp Buf	Dis	play Buffer exists in a CPU fence		All
27:25	Reserved	d Project: All		Foi	rmat: MBZ	
15	SLB_Init	_Flush_Disable				
	Project:	All				
	Security:	Test				
	Default V		"			
	-		LB flu	ush mechanism for the first frame FBC is		
	Value	Name		Description	Project	
	0b	Enable		Enable the SLB initialization flush	All	
	1 4 6	Disable		Disable SLB initialization flush	All	
	1b	Disable				

7:6	Compres	ssion_Limit		FBC_CTL		
7.0	Project:	SION_LINI	All			
	Default V	alue:	0b			
		ster sets a m sed buffer.		nit on compression. It is also us	sed to determine the size of the	
		pression		Pixel F	Format	
	F	Ratio		16 bpp	32 bpp	
	1		Not Sup	ported	Supported (CFB=FB)	
	1/2		Supporte	ed (CFB=FB)	Supported (CFB=1/2 FB)	
	1⁄4		Supporte	ed (CFB=1/2FB)	Supported (CFB=1/4 FB)	
		ime Buffer Si ompressed F		er Size		
	Value	Name	Desc	ription		Projec
	00b	1:1		ompression, compressed buffe mpressed buffer	r is the same size as the	All
	01b	2:1		ompression, compressed buffe mpressed buffer.	r is one half the size of the	All
	10b	4:1		ompression, compressed buffe mpressed buffer.	r is one quarter the size of the	All
	11b	Reserved	Rese	rved		All
5:4	Write_Ba	ack_Waterm	ark			
	Project:		All			
			0b a write bac	k engine waits for this number	of entries to be ready before writ	ting the
	Value	Name		Description	Project	
	00b	4		4 entries	All	
	01b	8		8 entries	All	
	10b	16		16 entries	All	
	11b	32		32 entries	All	
3:0	CPU_Fe	nce_Numbe	r			
	Project: Default V		All Ob			
	This field	specifies the	e CPU visit	ole FENCE number correspond	ling to the placement of the	
	uncompr	essed frame	buffer.	-	nodifications are in the fence sel	ootod in

2.2.3 FBC_RECOMP_CTL — FBC ReComp Control

			FBC_RECO	MP_CTL		
Register T Project: Default Va Access: Size (in bit	All lue: 000 R/W	00000h				
Bit			Des	cription		
31:28	Reserved			Project:	All Format:	MBZ
27	Project: Default Va Value Ob 1b	ReComp_Stall All All All All Disable Enable				Project All All
26:16	If this mar	_ Invalidation_W by or more invalie (, then start the i	dations occur in one fran	Project: ne, stop compressi		
15:6	Reserved	Project:	All		Format:	MBZ
5:0	After inva		ow watermark, wait this r ssion on the following fra	-	All e restarting the	e compressor.

2.3 Interrupts

2.3.1 Display Engine Interrupt Bit Definition

	Display Engine Interrupt	Bit De	fini	ition
Project:	All			
Size (in bit				
	gine (DE) interrupt bits come from events within the			
	st a non-display engine source. The DE_IIR and G ⁻ ne CPU interrupt.	I_IIR and I	PIVI_	IIR are ORed together to
	y Engine Interrupt Control Registers all share the sa	ame bit def	finitic	ons from this table.
Bit	Descrip			
31	Master_Interrupt_Control	Project:	All	Format:
	This bit exists only in the DEIER Display Engine Interru	pt Enable R	egist	er.
	This is the master control for the Display to CPU interrut to propagate to the system.	ıpt. This bit	must	t be set to 1 for any interrupts
29	GSE	Project:	All	Format:
	This is an active high pulse on the GSE system level ev	vent.		
28	PCH_Display_interrupt_event	Project:	All	Format:
	This is an active high level while there is an interrupt be asserted until the interrupts in the PCH Display are all o	eing generat	ed by	y the PCH Display. It will stay
26	AUX_Channel_A	Project:	All	Format:
	This is an active high pulse on the AUX A done event.			
25	DPST_histogram_event	Project:	All	Format:
	This is an active high pulse on the DPST histogram even	ent.		
24	DPST_phase_in_event	Project:	All	Format:
	This is an active high pulse on the DPST phase in ever	nt.		
23:15	Reserved Project: All			Format:
14	Sprite_Plane_Flip_Done_C	Project:	All	Format:
	This is an active high pulse when a sprite plane flip is d	one.		
13	Primary_Plane_Flip_Done_C	Project:	All	Format:
	This is an active high pulse when a primary plane flip is	•		
12	Line_Compare_Pipe_C	Project:	All	Format:
. =	This is an active high level for the duration of the select	-		
11	Vsync_Pipe_C	Project:		Format:
	This is an active high level for the duration of the pipe v	-		i onnal.
40	•	•		
10	Vblank_Pipe_C	Project:		Format:
	This is an active high level for the duration of the pipe v	ertical blan	۲.	
9	Sprite_Plane_Flip_Done_B	Project:	All	Format:
	This is an active high pulse when a sprite plane flip is d	one.		

	Display Engine Inter	rupt Bit De	fini	tion
8	Primary_Plane_Flip_Done_B This is an active high pulse when a primary plane	Project: e flip is done.	All	Format:
7	Line_Compare_Pipe_B This is an active high level for the duration of the	Project: selected pipe sca		Format:
6	Vsync_Pipe_B This is an active high level for the duration of the	Project: pipe vertical sync.		Format:
5	Vblank_Pipe_B This is an active high level for the duration of the	Project: pipe vertical blank		Format:
4	Sprite_Plane_Flip_Done_A This is an active high pulse when a sprite plane t	Project: flip is done.	All	Format:
3	Primary_Plane_Flip_Done_A This is an active high pulse when a primary plane	Project: e flip is done.	All	Format:
2	Line_Compare_Pipe_A This is an active high level for the duration of the	Project: selected pipe sca		Format:
1	Vsync_Pipe_A This is an active high level for the duration of the	Project: pipe vertical sync.		Format:
0	Vblank_Pipe_A This is an active high level for the duration of the	Project: pipe vertical blank		Format:

2.3.2 GT Interrupt Bit Definition

	GT Interrupt Bit Definition	
Project:		
are ORed	bits): 32 rrupt bits come to display through the GT interrupt message. The DE_IIR and GT_IIR ar ed together to generate the CPU interrupt. Interrupt Control Registers all share the same bit definitions from this table.	Id PM_IIR
Bit	Description	
31	Reserved Project: All Format:	
30	Blitter_AS_Context_Switch_Interrupt Project: All This is a write of logic1 via GT interrupt message bit 30	
29	Blitter_page_directory_faults Project: All This is a write of logic1 via GT interrupt message bit 29	

	GT Interrupt Bit Definition	on
28:27	Reserved Project: All	Format:
26	Blitter_MI_FLUSH_DW_notify Project: All This is a write of logic1 via GT interrupt message bit 26	
25	Blitter_Command_Streamer_error_interrupt Project: All This is a write of logic1 via GT interrupt message bit 25	
24	Billter_MMIO_sync_flush_status Project: All This is a write of logic1 via GT interrupt message bit 24	
23	Reserved Project: All	Format:
22	Blitter_Command_Streamer_MI_USER_INTERRUPT Project: All This is a write of logic1 via GT interrupt message bit 22	
21	Reserved Project: All	Format:
19	Video_page_directory_faults Project: All This is a write of logic1 via GT interrupt message bit 19	
18	Video_Command_Streamer_Watchdog_counter_exceeded Project: All This is a write of logic1 via GT interrupt message bit 18	
17	Reserved Project: All	Format:
16	Video_MI_FLUSH_DW_notify Project: All This is a write of logic1 via GT interrupt message bit 16	
15	Video_Command_Streamer_error_interrupt Project: All This is a write of logic1 via GT interrupt message bit 15	
14	Video_MMIO_sync_flush_status Project: All This is a write of logic1 via GT interrupt message bit 14	
13	Reserved Project: All	Format:
12	Video_Command_Streamer_MI_USER_INTERRUPT Project: All This is a write of logic1 via GT interrupt message bit 12	
11:9	Reserved Project: All	Format:

	GT Interrupt Bit Definition
8	Render_AS_Context_Switch_Interrupt Project: All This is a write of logic1 via GT interrupt message bit 8
7	Render_page_directory_faults Project: All This is a write of logic1 via GT interrupt message bit 7
6	Render_Command_Streamer_Watchdog_counter_exceeded Project: All This is a write of logic1 via GT interrupt message bit 6
5	Reserved Project: All Format:
4	Render_PIPE_CONTROL_notify Project: All This is a write of logic1 via GT interrupt message bit 4
3	Render_Command_Streamer_error_interrupt Project: All This is a write of logic1 via GT interrupt message bit 3
2	Render_MMIO_sync_flush_status Project: All This is a write of logic1 via GT interrupt message bit 2
0	Render_Command_Streamer_MI_USER_INTERRUPT Project: All This is a write of logic1 via GT interrupt message bit 0

2.3.3 Power Management Interrupt Bit Definition

	I	Power M	lanag	ement Interrupt Bit Definition
Project:	All			
Size(in bits	s):			32
GT_IIR and	PM_IIR are	e ORed tog	ether to g	display through the PM interrupt message. The DE_IIR and generate the CPU interrupt. Registers all share the same bit definitions from this table.
Bit				Description
31:26	Reserved	Project:	All	Format: MBZ

	Power Management Interrupt Bit	t Definiti	on	
25	PCU_pcode2driver_mailbox_event This is a write of logic1 via PM interrupt message bit 25	Project:	All	Format:
24	PCU_Thermal_Event This is a write of logic1 via PM interrupt message bit 24	Project:	All	Format:
23:7	Reserved Project: All	For	mat:	MBZ
6	Render_Frequency_Downward_Timeout_During_RC6_interr This is a write of logic1 via PM interrupt message bit 6	upt Project	:	All Format:
5	RP_UP_threshold_interrupt This is a write of logic1 via PM interrupt message bit 5	Project:	All	Format:
4	RP_DOWN_threshold_interrupt This is a write of logic1 via PM interrupt message bit 4	Project:	All	Format:
3	Render_geyserville_Controller_disable_state_interrupt This is a write of logic1 via PM interrupt message bit 3	Project:	All	Format:
2	Render_geyserville_UP_evaluation_interval_interrupt This is a write of logic1 via PM interrupt message bit 2	Project:	All	Format:
1	Render_geyserville_Down_evaluation_interval_interrupt This is a write of logic1 via PM interrupt message bit 1	Project:	All	Format:
0	Reserved Project: All	For	mat:	MBZ

2.3.4 ISR — Interrupt Status

			ISR	
Register T	ype: MN	NIO		
Project:	All			
Default Va	lue: 000	00000h		
Access:	Re	ad Only		
Size (in bit	ts): 32			
See the in	terrupt bi	t definition tables to fir	nd the source event for each interrupt bit.	
Bit			Description	
31:0	Interrupt	t_Status_Bits		
31:0	Interrupt Project:			
31:0	Project: This field	All	t values of all interrupt status bits. The IMR register brted in the persistent IIR.	selects which
31:0	Project: This field	All contains the non-persisten		selects which
31:0	Project: This field of these i	All contains the non-persisten interrupt conditions are repo	orted in the persistent IIR.	
31:0	Project: This field of these	All contains the non-persisten interrupt conditions are repo	Description	Project
31:0	Project: This field of these i Value 0b 1b	All contains the non-persisten interrupt conditions are report Name Condition Doesn't exist	Description Interrupt Condition currently does not exist	Project All

2.3.5 IMR — Interrupt Mask

			IMR	
Register T	Type: MN	/IO		
Project:	All			
Default Va	alue: FF	FFFFFh		
Access:	R/\	N		
Size (in bi	ts): 32			
		D NOT use this re ding PMunit regis	egister to mask interrupt events. Instead use t ter space.	the individual PM MASK
	nterrupt bi		es to find the source event for each interru Description	pt bit.
See the in			es to find the source event for each interru	pt bit.
See the in Bit	Interrupt	t definition table	es to find the source event for each interru Description	pt bit.
See the in Bit	Interrupt Project:	t definition table t_Mask_Bits	es to find the source event for each interru Description	
See the in Bit	Interrupt Project:	t definition table t_Mask_Bits	es to find the source event for each interru Description	
See the in Bit	Interrupt Project: This field	t definition table t_Mask_Bits Al contains a bit mas	es to find the source event for each interru Description	re reported in the IIR.

2.3.6 IIR — Interrupt Identity

			IIR				
Register T	ype: MN	110					
Project: All							
Default Val	lue: 000)00000h					
Access:	R/V	V Clear					
Size (in bit	s): 32						
See the in	terrupt bi	t definition tables to fir	nd the source event for each interrupt bit.				
Bit Description							
31:0	Interrupt_Identity_Bits						
	Project: All						
	This field holds the persistent values of the interrupt bits from the ISR which are unmasked by the IMR. If enabled by the IER, bits set in this register will generate a CPU interrupt. Bits set in this register will remain set (persist) until the interrupt condition is cleared by writing a '1' to the appropriate bits.						
	condition	s occur before the first cond	ond pending interrupt if two or more of the same interrup dition is cleared. Upon clearing the interrupt, the IIR bit to indicate there is another interrupt pending				
	Value	Name	Description	Project			
	0b	Condition Not Detected	Interrupt Condition Not Detected	All			
	1b	Condition Detected	Interrupt Condition Detected (may or may not have generated a CPU interrupt)	All			

2.3.7 IER — Interrupt Enable

			IER			
Register 1	Type: MMI	0				
Project:	All					
Default Va	alue: 0000	0000h				
Access:	R/W					
Size (in bi	ts): 32					
See the ir	nterrupt bit	definition table	es to find the source event for each	interrupt bit.		
Bit			Description			
31:0	Interrupt_Enable_Bits					
	Project: All					
	IIR becom	es set. A disable The DE_IER mas	ble a CPU interrupt to be generated when d interrupt will still appear in the IIR registe ter interrupt control bit must be set to 1 for	er to allow polling of interrupt		
	Value	Name	Description	Project		
	0b	Disable	Disable	All		
	1b	Enable	Enable	All		

2.3.8 HOTPLUG_CTL — Hot Plug Control

			н	TPLUG_CTL
Register Typ	e: MMIO			
Project:	All			
Default Valu	e: 00000	000h		
Access:	R/W			
Size (in bits)	: 32			
Bit				Description
31:5	Reserved	Project:	All	Format:

2.4 Display Engine Render Response

2.4.1 Display Engine Render Response Message Bit Definition

	All				
Size(in bit	ts): 32				
	ngine (DE) render response message bits come from even ngine Render Response Message Registers all share the				
Bit	Description				
31:23	Reserved Project: All			Format:	MBZ
22	Pipe_C_Start_of_Horizontal_Blank_Event	Project:	All	Format:	
	This even will be reported on the start of the Pipe C Horizont	al Blank.			
21	Pipe_C_Start_of_Vertical_Blank_Event	Project:	All	Format:	
	This even will be reported on the start of the Pipe C Vertical	Blank.			
20	Pipe_C_Sprite_Plane_Flip_Done_Event	Project:	All	Format:	
	This even will be reported on the completion of a flip for the F	Pipe C Sprite Plan	ne.		
19:16	Reserved Project: All			Format:	MBZ
15	Pipe_C_Primary_Plane_Flip_Done_Event	Project:	All	Format:	
	This even will be reported on the completion of a flip for the F	Pipe C Primary Pla	ane.		
14	Pipe_C_Scanline_Event	Draiaati	All	Format:	
	ripe_C_Ocanine_Event	Project:		i onnati	
	This even will be reported on the start of the scan line specific Range Compare Register.	,			Count
13	This even will be reported on the start of the scan line specifi	,			Count
	This even will be reported on the start of the scan line specific Range Compare Register.	ied in the Pipe C I Project:	Display	Scan Line	Count
	This even will be reported on the start of the scan line specific Range Compare Register. Pipe_B_Start_of_Horizontal_Blank_Event	ied in the Pipe C I Project:	Display	Scan Line	Count MBZ
13	This even will be reported on the start of the scan line specific Range Compare Register. Pipe_B_Start_of_Horizontal_Blank_Event This even will be reported on the start of the Pipe B Horizont	ied in the Pipe C I Project:	Display	Scan Line Format:	
13	This even will be reported on the start of the scan line specific Range Compare Register. Pipe_B_Start_of_Horizontal_Blank_Event This even will be reported on the start of the Pipe B Horizont Reserved Project: All	ied in the Pipe C I Project: al Blank. Project:	Display All	Scan Line Format: Format:	
13	This even will be reported on the start of the scan line specific Range Compare Register. Pipe_B_Start_of_Horizontal_Blank_Event This even will be reported on the start of the Pipe B Horizont Reserved Project: All Pipe_B_Start_of_Vertical_Blank_Event	ied in the Pipe C I Project: al Blank. Project:	Display All	Scan Line Format: Format:	
13 12 11	This even will be reported on the start of the scan line specific Range Compare Register. Pipe_B_Start_of_Horizontal_Blank_Event This even will be reported on the start of the Pipe B Horizont Reserved Project: All Pipe_B_Start_of_Vertical_Blank_Event This even will be reported on the start of the Pipe B Vertical	ied in the Pipe C I Project: al Blank. Project: Blank. Project:	All All All	Format: Format: Format:	
13 12 11	This even will be reported on the start of the scan line specific Range Compare Register. Pipe_B_Start_of_Horizontal_Blank_Event This even will be reported on the start of the Pipe B Horizont Reserved Project: All Pipe_B_Start_of_Vertical_Blank_Event This even will be reported on the start of the Pipe B Horizont Pipe_B_Start_of_Vertical_Blank_Event This even will be reported on the start of the Pipe B Vertical Pipe_B_Sprite_Plane_Flip_Done_Event	ied in the Pipe C I Project: al Blank. Project: Blank. Project:	All All All	Format: Format: Format:	
13 12 11 10	This even will be reported on the start of the scan line specific Range Compare Register. Pipe_B_Start_of_Horizontal_Blank_Event This even will be reported on the start of the Pipe B Horizont Reserved Project: All Pipe_B_Start_of_Vertical_Blank_Event This even will be reported on the start of the Pipe B Vertical Pipe_B_Start_of_Vertical_Blank_Event This even will be reported on the start of the Pipe B Vertical Pipe_B_Sprite_Plane_Flip_Done_Event This even will be reported on the completion of a flip for the F	ied in the Pipe C I Project: al Blank. Project: Blank. Project: Pipe B Sprite Plan Project:	All	 Scan Line Format: Format: Format: 	
13 12 11 10	This even will be reported on the start of the scan line specific Range Compare Register. Pipe_B_Start_of_Horizontal_Blank_Event This even will be reported on the start of the Pipe B Horizont Reserved Project: All Pipe_B_Start_of_Vertical_Blank_Event This even will be reported on the start of the Pipe B Vertical Pipe_B_Start_of_Vertical_Blank_Event This even will be reported on the start of the Pipe B Vertical Pipe_B_Sprite_Plane_Flip_Done_Event This even will be reported on the completion of a flip for the F Pipe_B_Primary_Plane_Flip_Done_Event	ied in the Pipe C I Project: al Blank. Project: Blank. Project: Pipe B Sprite Plan Project:	All	 Scan Line Format: Format: Format: 	
13 12 11 10 9	This even will be reported on the start of the scan line specific Range Compare Register. Pipe_B_Start_of_Horizontal_Blank_Event This even will be reported on the start of the Pipe B Horizont Reserved Project: All Pipe_B_Start_of_Vertical_Blank_Event This even will be reported on the start of the Pipe B Vertical I Pipe_B_Start_of_Vertical_Blank_Event This even will be reported on the start of the Pipe B Vertical I Pipe_B_Sprite_Plane_Flip_Done_Event This even will be reported on the completion of a flip for the F Pipe_B_Primary_Plane_Flip_Done_Event This even will be reported on the completion of a flip for the F	ied in the Pipe C I Project: al Blank. Project: Blank. Project: Pipe B Sprite Plan Project: Pipe B Primary Pla Project:	All	 Scan Line Format: Format: Format: Format: Format: Format: 	MBZ

	Display Engine Render Response Mess	age Bit	Defi	inition	
5	Pipe_A_Start_of_Horizontal_Blank_Event This even will be reported on the start of the Pipe A Horizontal Blank	Project: ank.	All	Format:	
4	Reserved Project: All			Format:	MBZ
3	Pipe_A_Start_of_Vertical_Blank_Event This even will be reported on the start of the Pipe A Vertical Blan	Project: k.	All	Format:	
2	Pipe_A_Sprite_Plane_Flip_Done_Event This even will be reported on the completion of a flip for the Pipe	Project: A Sprite Plar	All ne.	Format:	
1	Pipe_A_Primary_Plane_Flip_Done_Event This even will be reported on the completion of a flip for the Pipe	Project: A Primary Pl	All ane.	Format:	
0	Pipe_A_Scanline_Event This even will be reported on the start of the scan line specified ir Range Compare Register.	Project: In the Pipe A I	All Display	Format: / Scan Line	Count

2.4.2 DE_RRMR — Display Engine Render Response Mask

			DE_RRMR				
Register T	ype: MN	110					
Project:	All						
Default Va	lue:		FFFFFFFh				
Access:	R/V	v					
Size (in bit	s): 32						
See the re	nder resp	oonse message k	bit definition table to find the source event for	or each bit.			
Bit	Description						
31:0	DE_RRMR						
	Project:	AI	l				
	Format:	Display Engine Re	nder Response Message Bit Definition Se	e Description Above			
		contains a bit mask message.	which selects which events cause and are reported	in the render			
	Value	Name	Description	Project			
	0b	Not Masked	Not Masked – will cause and be reported in the message	All			
	1b	Masked	Masked – will not cause or be reported in the message	All			

2.5 Display Timestamp

This register provides an elapsed real-time value that can be used as a timestamp for GPU events over short periods of time.

The register counts at a constant frequency by adjusting the increment amount according to the actual core display clock frequency. SW therefore does not need to know the reference clock frequency.

2.5.1 TIMESTAMP_CTR—Time Stamp Counter Value

TIMESTAMP_CTR					
Register T	ype: MMIO				
Project:	All				
Default Val	lue: 0000000h				
Access:	R/W Clear				
Size (in bit	s): 32				
Bit	Description				
31:0	TIMESTAMP_Counter Project: All Format:				
	This field increments every microsecond. The value in this field is latched in the Pipe Flip TIMESTAMP registers when flips occur, and in the Pipe Frame TIMESTAMP registers at start of vertical blank. The register value will reset if any value is written to it. The register is not reset by a graphics software reset.				

2.5.2 TIMESTAMP_LOAD—Time Stamp Load Value

	TIMESTAMP_LOAD						
Register Ty	vpe: MMIO						
Project:	All						
Security:	Test						
Default Val	ue: 0000000h						
Access:	R/W						
Size (in bits	s): 32						
Double But	ffer Update Point: PSMI wipe						
Bit	Description						
31:0	TIMESTAMP_Load Project: All Format:						
	The value written to this register will load into the timestamp counter at the next PSMI wipe. The value read from this register is the timestamp counter value from the previous PSMI wipe.						

2.6 Display Arbitration Control

2.6.1 ARB_CTL—Display Arbitration Control 1

			ARB_CTL	
Register 1	Гуре: ММІО			
Project:	AII			
Default Va	alue:	D6661056h		
Access:	R/W			
Size (in bi	its): 32			
Bit			Description	
31	FBC_Memory_Wal	(e		
	Project:	All		
	Security:	Test		
	Default Value:	1b	On	
	Setting this bit allow	s FBC compressed	d write requests to wake memory from SR.	
30	KVMr_Memory_Wa	ake		
	Project:	All		
	Security:	Test		
	Default Value:	1b	On	
	Setting this bit allow	rs KVMr display wr	ite back requests to wake memory from SR.	
29	Opportunistic_Fet	ch_Enable		
	Project:	All		
	Security:	Test		
	Default Value:	0b		
		m SelfRefresh. Fo	a fetches (even when above watermark) when other clients or any opportunistic fetch to happen, display should not be in the	
28:26	HP_Queue_Waterr	nark		
	Project:	All		
	Default Value:	101b	6	
	The value in this reg can be read. The va		number of entries the high priority queue should have before it	

25:24	LP_Write_	Request_Limit						
	Project:	Project: All						
	Default Value: 10b 4							
	The value in this register indicates the maximum number of back to back LP write requests that will be accepted from a single client before re-arbitrating.							
	Value	Name	Description Project					
	00b	1	1 All					
	01b	2	2 All					
	10b	4	4 (default) All					
	11b	8	8 All					
23:20	TLB_Requ	lest_Limit						
	Project:	All						
	Default Va	lue: 01	10b 6					
	Range: 115							
			cates the maximum number of TLB requests that can be made a valid programming.	in an				
19:16	TLB_Request_InFlight_Limit							
	Project: All							
	Default Va	lue: 01	10b 6					
	Range:		15					
	The value at any give	in this register indi n time. Zero is no	cates the maximum number of TLB (or VTd) requests that can t a valid programming.	be in flight				
		ermark_Disable						
15	FBC_Wate							
15	Project:	All						
15		All Te						
15	Project: Security: Default Va	Te lue: Ob	est					
15	Project: Security: Default Va	Те	est					
-	Project: Security: Default Va Setting this Tiled_Add	Te lue: 0b bit disables the F ress_Swizzling	est BC watermarks.					
-	Project: Security: Default Va Setting this Tiled_Add Project:	Te lue: 0b bit disables the F ress_Swizzling All	est BC watermarks.					
-	Project: Security: Default Va Setting this Tiled_Add Project: Default Va	Te lue: 0b bit disables the F ress_Swizzling All lue: 00	BC watermarks.					
-	Project: Security: Default Va Setting this Tiled_Add Project: Default Va	Te lue: 0b bit disables the F ress_Swizzling All lue: 00	est BC watermarks.					
-	Project: Security: Default Va Setting this Tiled_Add Project: Default Va	Te lue: 0b bit disables the F ress_Swizzling All lue: 00	BC watermarks.	Project				
-	Project: Security: Default Va Setting this Tiled_Add Project: Default Va DRAM con	Te lue: 0b bit disables the F ress_Swizzling All lue: 00 figuration registers	BC watermarks. b b s show if memory address swizzling is needed.	Project All				
15	Project: Security: Default Va Setting this Tiled_Add Project: Default Va DRAM con Value	Te blue: 0b bit disables the F ress_Swizzling All lue: 00 figuration registers Name	BC watermarks. BC watermarks. b s show if memory address swizzling is needed. Description	Project All All				

	ARB_CTL						
12:8	HP_Page_Break	_Limit					
	Project:	All					
	Default Value:	10000b	16				
	Range:	131					
	The value in this register represents the maximum number of page breaks allowed in a HP request chain. Zero is not a valid programming.						
7	Reserved F	Project: All	Format:				
6:0	HP_Data_Reque	est_Limit					
	Project:	All					
	Default Value:	1010110b	86				
	Range:	1127					
		register represents the m t a valid programming.	aximum number of cachelines allowed in a HP request				

2.6.2 ARB_CTL2—Display Arbitration Control 2

			AR	B_CTL2	
Register 1	Туре: ММ	/IO			
Project:	All				
Default Va	alue: 000	000000h			
Access:	R/\	N			
Size (in bi	its): 32				
Bit				Description	
31:9	Reserve	d Project:	All	Forma	at:
8	Fetch_T	iming			
	Project:		All		
	Default V	'alue:	0b		
	register is	s used to specify	y when an opportu	n Opportunistic Fetches are enabled. T Inistic fetch can happen. For any opp ss of waking the system.	
	Value	Name	Description		Project
	0b	FE inSR	Fetch on falling	edge of inSR	All
	1b	Not inSR	Fetch when not	in CD	All

7	Opportunistic_Fetch_Behavior								
	Project: All								
	Default Value: 0h								
	The value in this register is valid only when Opportunistic Fetches are enabled. The value in this register represents the fetch behavior when an opportunistic fetch is triggered. For any opportunistic fetch to happen, display should not be in the process of waking the system.								
	Value	Name		Description	Project				
	0h	One Burst		One Burst Only	All				
	1h	Fill FIFO		Fill FIFO to Top	All				
6	Data_Buffer_Partitioning								
	Project:		All						
	Default Va		0b						
	This bit co	ntrols the data	buffer p	partitioning when sprite LP states are used.					
	Value	Name	De	scription	Project				
	0b	1/2 Sp		rite has 1/2 and primary has 1/2 of the buffer	All				
	1b	5/6 Sp		rite has E/G and primary has 1/G of the huffer	All				
۰۸				rite has 5/6 and primary has 1/6 of the buffer					
:4	Inflight_H Project: Default Va The value	P_Read_Requ lue: in this register	Jest_Lin All 00b represe						
:4	Inflight_H Project: Default Va The value	P_Read_Requ	Jest_Lin All 00b represe	mit					
:4	Inflight_H Project: Default Va The value inflight at a	P_Read_Requ lue: in this register any given time.	Jest_Lin All 00b represe	mit ents the maximum number of HP read request to	ransactions that can				
:4	Inflight_H Project: Default Va The value inflight at a	P_Read_Requ lue: in this register any given time.	Jest_Lin All 00b represe	mit ents the maximum number of HP read request the Description	ransactions that can				
:4	Inflight_H Project: Default Va The value inflight at a Value 00b	P_Read_Requ lue: in this register any given time. Name 128 HP	Jest_Lin All 00b represe	mit ents the maximum number of HP read request to Description 128 HP inflight transactions limit	ransactions that can Project All				
:4	Inflight_H Project: Default Va The value inflight at a Value 00b 01b	P_Read_Requ lue: in this register any given time. Name 128 HP 64 HP	Jest_Lin All 00b represe	mit ents the maximum number of HP read request to Description 128 HP inflight transactions limit 64 HP inflight transactions limit	ransactions that can Project All All				
	Inflight_H Project: Default Va The value inflight at a Value 00b 01b 10b	P_Read_Requ lue: in this register any given time. Name 128 HP 64 HP 32 HP 16 HP	Jest_Lin All 00b represe	mit ents the maximum number of HP read request to Description 128 HP inflight transactions limit 64 HP inflight transactions limit 32 HP inflight transactions limit	ransactions that can Project All All All All All All				
:2	Inflight_H Project: Default Va The value inflight at a Value 00b 01b 10b 11b Reserved	P_Read_Requ lue: in this register any given time. Name 128 HP 64 HP 32 HP 16 HP	All	mit ents the maximum number of HP read request to Description 128 HP inflight transactions limit 64 HP inflight transactions limit 32 HP inflight transactions limit 16 HP inflight transactions limit	ransactions that can Project All All All All All All				
:2	Inflight_H Project: Default Va The value inflight at a Value 00b 01b 10b 11b Reserved	P_Read_Requ lue: in this register any given time. Name 128 HP 64 HP 32 HP 16 HP Project:	All	mit ents the maximum number of HP read request to Description 128 HP inflight transactions limit 64 HP inflight transactions limit 32 HP inflight transactions limit 16 HP inflight transactions limit	ransactions that can Project All All All All All All				
:2	Inflight_H Project: Default Va The value inflight at a 00b 01b 10b 11b Reserved RTID_FIFC	P_Read_Requ lue: in this register any given time. Name 128 HP 64 HP 32 HP 16 HP Project: D_Watermark	All All All All All All All All All	mit ents the maximum number of HP read request to Description 128 HP inflight transactions limit 64 HP inflight transactions limit 32 HP inflight transactions limit 16 HP inflight transactions limit	ransactions that can Project All All All All All All				
:4 :2 :0	Inflight_H Project: Default Va The value inflight at a Value 00b 01b 10b 11b Reserved RTID_FIFO Project: Default Va The value	P_Read_Requ lue: in this register any given time. Name 128 HP 64 HP 32 HP 16 HP Project: D_Watermark lue: in this register	All All O0b represe All All Ob represe	mit ents the maximum number of HP read request to Description 128 HP inflight transactions limit 64 HP inflight transactions limit 32 HP inflight transactions limit 16 HP inflight transactions limit	ransactions that can Project All All All All All all				
:2	Inflight_H Project: Default Va The value inflight at a Value 00b 01b 10b 11b Reserved RTID_FIFO Project: Default Va The value	P_Read_Requ lue: in this register any given time. Name 128 HP 64 HP 32 HP 16 HP Project: D_Watermark lue: in this register	All All O0b represe All All Ob represe	mit ents the maximum number of HP read request to Description 128 HP inflight transactions limit 64 HP inflight transactions limit 32 HP inflight transactions limit 16 HP inflight transactions limit Form	ransactions that can Project All All All All All all				
:2	Inflight_H Project: Default Va The value inflight at a Value 00b 01b 10b 11b Reserved RTID_FIFO Project: Default Va The value only when	P_Read_Requ lue: in this register any given time. Name 128 HP 64 HP 32 HP 16 HP 7roject: D_Watermark lue: in this register the FIFO level	All All O0b represe All All Ob represe	mit ents the maximum number of HP read request to Description 128 HP inflight transactions limit 64 HP inflight transactions limit 32 HP inflight transactions limit 16 HP inflight transactions limit Form ents the watermark value for the RTID FIFO. HF	Project All All All All All All All All All Al				
:2	Inflight_H Project: Default Va The value inflight at a 00b 01b 10b 11b Reserved RTID_FIFO Project: Default Va The value only when Value	P_Read_Requent in this register any given time. Name 128 HP 64 HP 32 HP 16 HP Project: D_Watermark lue: in this register the FIFO level Name	All All O0b represe All All Ob represe	mit ents the maximum number of HP read request to Description 128 HP inflight transactions limit 64 HP inflight transactions limit 32 HP inflight transactions limit 16 HP inflight transactions limit Form Form ents the watermark value for the RTID FIFO. HF re or equal the watermark Description	Project All All All All All All Prosect Prosect				
:2	Inflight_H Project: Default Va The value inflight at a Value 00b 01b 10b 11b Reserved RTID_FIFO Project: Default Va The value only when Value	P_Read_Requ lue: in this register any given time. Name 128 HP 64 HP 32 HP 16 HP Project: D_Watermark lue: in this register the FIFO level Name 8 RTIDs	All All O0b represe All All Ob represe	mit ents the maximum number of HP read request to Description 128 HP inflight transactions limit 64 HP inflight transactions limit 32 HP inflight transactions limit 16 HP inflight transactions limit 16 HP inflight transactions limit Form ents the watermark value for the RTID FIFO. HF ve or equal the watermark Description 8 RTIDs available in FIFO	Project All All All All All All Project All All All All All All All All All Al				

2.7 Display Watermarks

The watermark registers are used to control the display to memory request timing. The watermarks must be programmed according to the rules provided in the "Programming Watermarks" document. The default values of the watermarks should allow the display to operate in any high power mode supported by the memory configuration. However, the default watermarks are not optimized for power or memory bandwidth efficiency.

Watermarks must enable from the bottom up, meaning if WM_LP2 is disabled, WM_LP3 must also be disabled, and if WM_LP1 is disabled, both WM_LP2 and WM_LP3 must also be disabled. Watermark latency values must increase from the bottom up, meaning WM_LP1 (if enabled) must have higher latency than WM_PIPE, and so on.

				WM_PIPE		
Register T Project:	ype: MMIO All					
Default Va	lue:			00783818h		
Access: Size (in bi	R/W ts): 32					
These are	the normal wa	atermark valu	ues which	n are used when display is not in any Low Power (LP)	state.	
Bit		Description				
31:23	Reserved	Project:	All	Format:		
22:16	Pipe_Primary Number in 64 memory	/_		Project: w which the Pipe Primary Plane stream will generate reques	All ts to	
15	Reserved	Project:	All	Format:		
14:8		e_Sprite_Watermark Project: All nber in 64Bs of data in FIFO below which the Pipe Sprite Plane stream will generate requests to mory				
7:6	Reserved	Project:	All	Format:		
5:0	Pipe_Cursor Number in 64 memory		FIFO belov	Project: w which the Pipe Cursor Plane stream will generate request	All s to	

2.7.1 WM_PIPE—Pipe Main Watermarks

2.7.2 WM_LP—Low Power Watermarks

The Low Power (LP) watermark register will be used when only one pipe is enabled, sprite scaling is not enabled, and the power controller has requested display go into the LP state.

WM_LP								
Register T	ире: ММІО							
Project:	All							
Default Val	ue: 00000000h							
Access:	R/W							
Size (in bit								
These are	-ow Power (LP) watermark values which will be used when display is in	n a LP state.						
Bit	Description							
31	Enabled	Project:	All					
	Enables this LP watermark. This bit allows the associated LP state to be used.							
30:24	Latency	Project:	All					
	The latency associated with this LP watermark in half usecs.							
23:20	FBC_LP_Watermark	Project:	All					
	Number of equivalent lines of the primary display for this watermark							
19:18	Reserved Project: All Fo	ormat:						
17:8	LP_Primary_Watermark	Project:	All					
	Number in 64Bs of data in the display data buffer below which the Primary Pl requests to memory.	ane stream will gen	erate					
7:0	LP_Cursor_Watermark	Project:	All					
	Number in 64Bs of data in the display data buffer below which the Cursor Pla requests to memory.	ne stream will gene	erate					

2.7.3 WM_LP_SPR—Low Power Sprite Watermark

The Low Power Sprite (LP_SPR) watermark register will be used when one pipe is enabled, a sprite is enabled, sprite scaling is not enabled, and the power controller has requested display go into the LP state. This will be used together with the associated LP watermarks for FBC, Primary, and Cursor.

			V	VM_LP_SPR
Register T	ype: MMIO			
Project:	All			
Default Va	lue: 000000)00h		
Access:	R/W			
Size (in bit	s): 32			
This is a Lo	ow Power Spi	rite (LP_SP	R) waterma	ark value which will be used when display is in a LP state.
Bit				Description
31:10	Reserved	Project:	All	Format:
9:0	LP_Sprite_V	Vatermark		
	Project:		All	
	Default Value	e:	0b	
	Number in 64 requests to n		n the display	v data buffer below which the Sprite Plane stream will generate

2.8 Refresh Rate Hardware Control

2.8.1 RR_HW_CTL—Refresh Rate Hardware Control

	RR_HW_CTL		
Register Ty	ype: MMIO		
Project:	All		
Default Val	ue: 00000000h		
Access:	R/W		
Size (in bit	s): 32		
modificatio	e switching is enabled in the pipe configuration registers. Hard ns, flips, and cursor position updates, to know when to enter or dware will hold a minimum number of frames in a refresh rate a mode.	or exit the low power refres	h rate
Bit	Description		
31:16	Reserved Project: All	Format:	MBZ
15:8	Min_High_Frames	Project:	All
	This field specifies the minimum number of frames that must be spe mode before allowing a switch to the low power refresh rate mode. number of frames desired minus two.		
7:0	Min_Low_Frames	Project:	All
	This field specifies the minimum number of frames that must be spe mode before allowing a switch to the high power refresh rate mode number of frames desired minus two.		

2.9 Backlight Control

2.9.1 BLC_PWM_CTL—Backlight PWM Control

			BLC_PWM_CTL			
Register 1 Project: Default Va Access: Size (in bi	All alue: 0000 R/W	00000h				
Bit			Description			
31	PWM_Ena	able				
	Project:	AI	1			
	Default Va	lue: Ot)			
	This bit en	ables the PWM co	ounter logic			
	Value	Name	Description		Project	
	0b	Disable	PWM disabled (drives 0 always)		All	
	1b	Enable	PWM enabled		All	
	Default Value: 00b This bit assigns PWM to a pipe. The PWM function must be disabled in order to change the value of this field.					
	Valua	Namo	Description	Proje	ct	
		Name Pipe A	Description		ct	
	00b	Pipe A	Pipe A	All	ct	
	00b 01b	Pipe A Pipe B	Pipe A Pipe B	All	ct	
	00b	Pipe A	Pipe A	All	ct	
28:27	00b 01b 10b	Pipe A Pipe B Pipe C Reserved	Pipe A Pipe B Pipe C	All All All	ct	
28:27 26	00b 01b 10b 11b Reserved Phase_In Project: Access: Default Va This bit wil	Pipe A Pipe B Pipe C Reserved Project: Interrupt_Status Al R Iue: 0t	Pipe A Pipe B Pipe C Reserved All W Clear	All All All All Format:		
-	00b 01b 10b 11b Reserved Phase_In Project: Access: Default Va This bit wil	Pipe A Pipe B Pipe C Reserved Project: Interrupt_Status All Rulue: 0th I be set by hardwa ', which will reset	Pipe A Pipe B Pipe C Reserved All S I /W Clear O are when a Phase-In interrupt has occurr	All All All All Format:		
26	00b 01b 10b 11b Reserved Phase_In_ Project: Access: Default Va This bit wil writing a '1 Phase_In_ Setting this	Pipe A Pipe B Pipe C Reserved Project: Interrupt_Status All Reserved I be set by hardwa ', which will reset Enable s bit enables a PW	Pipe A Pipe B Pipe C Reserved All S I /W Clear O are when a Phase-In interrupt has occurr	All All All All Format:	ar this bit by oject: All	
26	00b 01b 10b 11b Reserved Phase_In_ Project: Access: Default Va This bit wil writing a '1 Phase_In_ Setting this This bit clear	Pipe A Pipe B Pipe C Reserved Project: Interrupt_Status All Reserved I be set by hardwa ', which will reset Enable s bit enables a PW	Pipe A Pipe B Pipe C Reserved All W Clear O are when a Phase-In interrupt has occurr the interrupt generation. /M phase in based on the programming of e phase in is completed.	All All All All Format: red. Software will cle Pro of the Phase In regist	ar this bit by oject: All	

23:16	Phase_In_time	base		
	Project:	All		
	Default Value:	0b		
	This field determ	nines the numb	er of VBLANK events that pass before one increme	ent occurs.
	Value	Name	Description	Project
	0b	Invalid	Invalid	All
	01h-FFh	Count	VBlank Count	All
15:8	Phase_In_Cour	nt		Project: All
	only occur when the value in this	hardware-pha	er of increment events in this phase in. Writes to the se-ins are disabled. Reads to this register can occ the number of increment events remaining to fully a ally decrements this value. A value of 0 is invalid.	ur any time, where
7:0	Phase_In_Incre	ement		Project: All
	This field indica	tes the amount	to adjust the PWM duty cycle register on each incr	ement event
	This new indica	tes the amount	to adjust the F Will duty syster register on sach mer	onione ovone.

2.9.2 **BLC_PWM_DATA—Backlight PWM Data**

	BLC_PWM_DATA	N Contraction of the second seco
Register Ty Project: Default Val Access:	All	
Size (in bit	s): 32	
Bit	Description	
31:16	Reserved Project: All	Format:
15:0	Backlight_Duty_Cycle This field determines the number of time base events for the control. This should never be larger than the frequency field. A value equal to the backlight modulation frequency field will is desired to change the intensity of the backlight, it will take a cycle. This value represents the active time of the PWM streamultiplied by 128.	A value of zero will turn the backlight off. be full on. This field gets updated when it affect at the end of the current PWM

2.9.3 BLM_HIST_CTL—Image Enhancement Control

Register T	Type: MM	10		BLM_HIST_CTL		
Project:	All					
Default Va	alue: 000	00000h				
Access:	R/V	V				
Size (in bi	its): 32					
Bit	_			Description		
31		gram_Enat				
	Project:		All			
	Default V		0b			
		1	-	ancement histogram logic to collect data.		
	Value	Name	Descript		Project	
	0b	Disable	Image hi	stogram is disabled	All	
	1b	Enable	zero to a	ge histogram is enabled. When this bit is changed from a one, histogram calculations will begin after the next of the assigned pipe.	All	
30:29	IE_Pipe					
00.20	-		All			
	Project: All					
	Default V	alue:	00b			
	Default Va This bit as		00b	to a pipe. IE events will be synchronized to the VBLANK o	f the selected	
	This bit as	ssigns the I	E function	to a pipe. IE events will be synchronized to the VBLANK o disabled in order to change the value of this field.	f the selected	
	This bit as	ssigns the I	E function	to a pipe. IE events will be synchronized to the VBLANK o disabled in order to change the value of this field. Description Project		
	This bit as pipe. The	ssigns the I e IE functior	E function	disabled in order to change the value of this field.		
	This bit as pipe. The Value	ssigns the I e IE function	E function	disabled in order to change the value of this field. Description Projection		
	This bit as pipe. The Value 00b	ssigns the I e IE function Name Pipe A	E function n must be o	disabled in order to change the value of this field. Description Project Pipe A All		
	This bit as pipe. The Value 00b 01b	ssigns the I e IE function Name Pipe A Pipe B	E function n must be o	Description Project Pipe A All Pipe B All		
28	This bit as pipe. The Value 00b 01b 10b	Ssigns the I E IE function Name Pipe A Pipe B Pipe C Reserv	red	Description Project Pipe A All Pipe B All Pipe C All Reserved All		
28	This bit as pipe. The OOb O1b 10b 11b Reserved	Ssigns the I E IE function Name Pipe A Pipe B Pipe C Reserv	red ect: All	Description Project Pipe A All Pipe B All Pipe C All Reserved All Format: Format:		
-	This bit as pipe. The OOb O1b 10b 11b Reserved	Ssigns the I e IE function Name Pipe A Pipe B Pipe C Reserv d Proje	red ect: All	Description Project Pipe A All Pipe B All Pipe C All Reserved All Format: Format:		
-	This bit as pipe. The OOb O1b 10b 11b Reserved IE_Modif	Signs the I E IE function Name Pipe A Pipe B Pipe C Reserv Reserv D Proje	red ect: All	Description Project Pipe A All Pipe B All Pipe C All Reserved All Format: Format:		
-	This bit as pipe. The OOb O1b 10b 11b Reserved IE_Modif Project: Default Value	Ssigns the I e IE function Name Pipe A Pipe B Pipe C Reserv d Proje ication_Ta alue	red ect: All All Ob	Description Project Pipe A All Pipe B All Pipe C All Reserved All Format: Format:		
-	This bit as pipe. The OOb O1b 10b 11b Reserved IE_Modif Project: Default Value	Ssigns the I e IE function Name Pipe A Pipe B Pipe C Reserv d Proje ication_Ta alue	red ect: All All Ob	disabled in order to change the value of this field. Description Project Pipe A All Pipe B All Pipe C All Reserved All Format: Image: Second Seco		
-	This bit as pipe. The OOb O1b 10b 11b Reserved IE_Modif Project: Default Va This bit en	Ssigns the I E IE function Name Pipe A Pipe B Pipe C Reserv Reserv D Proje ication_Ta alue	red ect: All All Ob Image Enh	disabled in order to change the value of this field. Description Project Pipe A All Pipe B All Pipe C All Reserved All Format: Image: Second Sec	.t	
-	This bit as pipe. The OOb O1b 10b 11b Reserved IE_Modif Project: Default Value	ssigns the I e IE function Name Pipe A Pipe B Pipe C Reserv Reserv d Proje ication_Ta alue nables the I	red ect: All ob Image Enh Disabled Enabled.	disabled in order to change the value of this field. Description Project Pipe A All Pipe B All Pipe C All Reserved All Format: Image: Second Sec	Project	

	-1			BLM_HIST_CTL	
24	Histogra	m Mode Se	elect		
	Project:		All		
	Default V	alue:	0b		
	Value	Name		Description Projec	t
	0b	YUV		YUV Luma Mode All	
	1b	HSV		HSV Intensity Mode All	
23:16	This field	_ Phase_In indicates th to Phase in	ne phase ir	n count number on which the Image Enhancement table will	roject: All be loaded if
15	IE_Table	_Value_Fo	rmat		
	Project:		All		
	Default V	alue:	0b	1.9	
	This field	indicates w	hat format	t is used for the image enhancement table values.	
	Value	Name	Descrip	tion	Project
	0b	1.9	1 intege	r and 9 fractional bits	All
	1b	2.8	2 intege	r and 8 fractional bits	All
14:13	Enhance	ment_mod	le		
	Project:		All		
	Default V	alue:	00b		
	Value	Name		Description Projec	t
	00b	Direct		Direct look up mode All	
	01b	Additiv	e	Additive mode All	
	10b	Multipli	cative	Multiplicative mode All	
	11b	Reserv		Reserved All	
12	Sync to	_Phase_In		P	roject: All
	Setting th			ble buffered registers to be loaded on the phase in count va	-
11	Bin_Reg	ister_Func	tion_Sele	ct	
	Project:		All		
	Default V	alue:	0b		
	This field	indicates w	/hat data is	s being written to or read from the bin data register.	
	Value	Name	Descrip	tion	Project
	0b	TC	threshole	Id Count. A read from the bin data register returns that bin's d value from the most recent vblank load event (guardband d trip). Valid range for the Bin Index is 0 to 31.	s All
	1b	IE	Image E	nhancement Value. Valid range for the Bin Index is 0 to 32	All

	BLM_HIST_CTL		
6:0	Bin_Register_Index	Project:	All
	This field indicates the bin number whose data can be accessed through the bin data re value is automatically incremented by a read or a write to the bin data register if the bus		

2.9.4 BLM_HIST_BIN—Image Enhancement Bin Data

	BLM_HIST_BIN
Register Type:	MMIO
Project:	AII
Default Value:	0000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Next vblank if in normal mode, or on phase in Sync event frame if it is enabled

Access to this address are steered to the correct register by programming the Bin Register Function Select and the Bin Register Index.

Bit	Description	
31	Busy_Bit	Project: All
	If BLM_HIST_CTL:Bin Register Function Select = 0 (Threshold Co	ount)
	This is a read only bit. If set, the engine is busy and the rest of the register contains valid data.	e register is undefined. If clear, the
	Else (Image Enhancement)	
	This bit is reserved.	
30:22	Reserved Project: All	Format:
21:0	Bin_Count_or_Correction_Factor	Project: All
	If the BLM_HIST_CTL:Bin Register Function Select = 0 (Threshol	ld Count)
	{ Bits 21:0 are read only bits. They indicate the total number of pi the start of each vblank. }	xels in this bin, value is updated at
	Else (Image Enhancement)	
	{ Bits 21:10 are reserved. Bits 9:0 are read/write. The program the Writes to this register are double buffered on the next vblank if in r Sync event frame if it is enabled. The value written here is the 10th lowest point of the bin. }	normal mode, or on the phase in

2.9.5 BLM_HIST_GUARD—Histogram Threshold Guardband

			B	SLM_HIST_GUARD			
Register 1	Type:		MMIO				
Project:			All				
Default Va	alue:		0000000	h			
Access:			R/W				
Size (in bi			32				
Double Bu	Iffer Update Point: Start of vertical blank						
Bit				Description			
31	Histogra	m_Interrup	t_enable				
	Project:		All				
	Default V	alue:	0b				
	Value	Name	Descripti	on		Project	
	0b	Disable	Disabled			All	
	1b	Enable		erates a histogram interrupt once a Histogram e must always program 1.	event occurs.	All	
30	Histogra	m_Event_s	status				
	Project:		All				
	Access:		R/W C	R/W Clear			
	Default V	Default Value: 0b					
	When a Histogram event has occurred, this will get set by the hardware. For any more His events to occur, the software needs to clear this bit by writing a '1'. The default state for the						
	Value	Name		Description	Project		
	0b	Not Oc	curred	Histogram event has not occurred	All		
	1b	Occure	d	Histogram event has occurred	All		
29:22	Guardba	nd_Interru	pt_Delay		Proj	ect: All	
				after this many consecutive frames of the gua buffered on start of vblank. A value of 0 is inv		old being	
21:0	Threshol	d_Guardba	and		Proj	ect: All	
	This volue	a is used to	determine t	the guardband for the threshold interrupt gener	ration This sin	nde value	

2.10 Motion Blur Mitigation

These registers are use to control the MBM logic. Before enabling MBM, software should have identically programmed source size, CSC, and gamma for the two pipes being used in MBM. Additionally, before executing a flip on the selected pipe (which generates the MBM frame) software should have loaded the address of the reference frame into the other pipe plane(s), this can be done by MMIO or by a flip command. The other pipe does not need to have it's panel fitter or FDI enabled or anything else down the pipe from MBM.

2.10.1 MBM_CTRL—MBM Control

				MBM_CTRL		
Register 1 Project: Default Va Access: Size (in bi	All alue: 000 R/V	000000h				
Bit				Description		
31	MBM_En	able				
	Project:		All			
	Default Value: 0b					
	This bit e	nables MBM l	ogic.			
30:29	Value	Name		Description		Project
	0b	Disable		MBM is Disabled		All
	1b	Enable		MBM is Enabled		All
	Project [.]		All			
		alue: ssigns MBM n		on to the selected pipe. The selected pi Select must be set to a <u>different</u> pipe to u		
	Default V This bit as The MBM	alue: ssigns MBM n	00b nodificatio ffer Pipe \$			revious
	Default V This bit as The MBM buffer.	alue: ssigns MBM n I Previous Buf	00b nodificatio ffer Pipe \$	Select must be set to a <u>different</u> pipe to a	use to fetch the p	revious
	Default V This bit as The MBM buffer. Value	alue: ssigns MBM n I Previous Buf Name	00b nodificatio ffer Pipe 3	Select must be set to a <u>different</u> pipe to a cription	use to fetch the p	revious
	Default V This bit as The MBM buffer. Value 00b	alue: ssigns MBM n I Previous Buf Name Pipe A	00b nodificatio ffer Pipe S Desc Pipe	Select must be set to a <u>different</u> pipe to a cription A B	use to fetch the p Proje All	revious
	Default V This bit as The MBM buffer. Value 00b 01b	alue: ssigns MBM n I Previous Buf Name Pipe A Pipe B	00b nodificatio ffer Pipe Desc Pipe Pipe Pipe	Select must be set to a <u>different</u> pipe to a cription A B	Proje	revious
28:27	Default V This bit a The MBM buffer. Value 00b 01b 10b	alue: ssigns MBM n Previous Buf Pipe A Pipe B Pipe C Reserved	00b nodificatio ffer Pipe Desc Pipe Pipe Pipe	Select must be set to a <u>different</u> pipe to a cription A B C erved	Proje	revious ect
28:27	Default V This bit a: The MBM buffer. Value 00b 01b 10b 11b 11b Surface_ Project: Default V	alue: ssigns MBM n I Previous Buf Pipe A Pipe B Pipe C Reserved select alue:	00b nodification ffer Pipe Pipe Pipe Rese All 0b	Select must be set to a <u>different</u> pipe to a cription A B C erved	use to fetch the p Proje All All All All	revious ect
28:27	Default V This bit as The MBM buffer. Value 00b 01b 10b 11b Surface_ Project: Default V Value	alue: ssigns MBM n I Previous Buf Pipe A Pipe B Pipe C Reserved select alue: Name	00b nodificatio ffer Pipe Pipe Pipe Rese All 0b	Select must be set to a <u>different</u> pipe to a cription A B C erved	Proje	revious ect
28:27	Default V This bit a The MBM buffer. Value 00b 01b 10b 11b 11b Surface_ Project: Default V Value 00b	alue: ssigns MBM n Previous Buf Pipe A Pipe B Pipe C Reserved select alue: Name None	00b nodificatio ffer Pipe Pipe Pipe Rese All 0b	Select must be set to a <u>different</u> pipe to a cription A B C erved ption Only	Proje All All All All All All All All All Al	revious ect
28:27	Default V This bit as The MBM buffer. Value 00b 01b 10b 11b Surface_ Project: Default V Value 00b 01b	alue: ssigns MBM n I Previous Buf Pipe A Pipe B Pipe C Reserved select alue: Name None Sprite	00b nodification ffer Pipe 3 Pipe Pipe Rese All 0b Descrip None Sprite 0	Select must be set to a <u>different</u> pipe to a cription A B C erved ption Only	Proje All All All All All All All All All Al	revious ect

			Γ	MBM_CTRL					
25:24	25:24 Previous_Buffer_Pipe_Select								
	Project:		All						
	Default V	alue:	00b						
	The selected pipe will fetch the previous buffer. The MBM Pipe Select must be set to a different pipe to use to fetch the current buffer and output the MBM modified pixels.								
	Value	Name	Descriptio	'n	Project				
	00b	Pipe A	Pipe A		All				
	01b	Pipe B	Pipe B	Pipe B A					
	10b	Pipe C	Pipe C		All				
	11b	Reserved	Reserved		All				
23:16	_	Delta_Threshold							
	Project:		All						
	Default V	alue:	0000000b						
If the delta value between the current and previous component values exceed this threshold a compensated value is generated. Otherwise, the current value is passed through.									
15:0	Reserve	d Project:	All		Format:				

2.10.2 MBM_TBL_INDEX—MBM Overdrive Table Index

MBM_TBL_INDEX				
Register Type:	MMIO			
Project:	AII			
Default Value:	0000000h			
Access:	R/W			
Size (in bits):	32			

These are the indexes used to access overdrive values used as the lookup table entries for MBM. Correction table factors are stored x-major, groups of input values go together, ascending from row entry zero. The first row is internally hard coded to 0, so the first address actually corresponds to the second row of the table. The last row is internally hard coded to 256, so only 7 rows total are programmable. **Overdrive table indexes:**

	0	31	63	95	127	159	191	223	255
0	0	0	0	0	0	0	0	0	0
31	00h	01h	02h	03h	04h	05h	06h	07h	08h
63	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h
95	12h	13h	14h	15h	16h	17h	18h	19h	1Ah
127	1Bh	1Ch	1Dh	1Eh	1Fh	20h	21h	22h	23h
159	24h	25h	26h	27h	28h	29h	2Ah	2Bh	2Ch
191	2Dh	2Eh	2Fh	30h	31h	32h	33h	34h	35h
223	36h	37h	38h	39h	3Ah	3Bh	3Ch	3Dh	3Eh
255	256	256	256	256	256	256	256	256	256

Previous Pixel Value Range Current Pixel Value Range Index

Hard Coded Value

Bit	Description							
31:16	Reserve	d Project:	All Format: MB2	2				
15	Index_A	uto_Increment						
	Project:	A	NI					
	Default V	alue: 0	b					
	This field	enables the inc	lex auto increment.					
	Value	Name	Description	Project				
	0b	No Increment	Do not automatically increment the index value.	All				
	1b	Auto Increment	Increment the index value with each read or write to the data register.	All				

	MBM_TBL_INDEX							
5:0	Index_Value							
	Project:	All						
	Range	062						
	This field indicates the data location to be accessed through the data register. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set. When automatically incrementing, the current automatically calculated index value can be read here. When automatically incrementing, the index will roll over to 0 after reaching the end of the allowed range.							

2.10.3 MBM_TBL_DATA—MBM Overdrive Table Data

MBM_TBL_DATA								
Register T	ype: MMIO							
Project:	All							
Default Va	lue: 0000000h							
Access:	R/W							
Size (in bit	ts): 32							
These are the overdrive values used as the lookup table entries for MBM. The MBM Overdrive Index Value indicates the MBM overdrive table location to be accessed through this register.								
Bit	Description							
31:24	Reserved Project: All Format: MBZ							
23:16	Red_MBM_overdrive_value	Project: A	All Format:					
	Specifies the overdrive value for the red channel.							
15:8	Green_MBM_overdrive_value	Project: A	All Format:					
Specifies the overdrive value for the green channel.								
7:0	Blue_MBM_overdrive_value	Project: A	All Format:					
	Specifies the overdrive value for the blue channel.	-						

2.11 Color Space Conversion

These registers contain the coefficients of the pipe color space converter. The high color channel is the most significant bits of the color. The low color channel is the least significant bits of the color. The medium color channel is the bits between high and low. For example: In RGB modes Red is in the High channel, Green in Medium, and Blue in Low. In YUV modes, U is in the High channel, Y in Medium, and V in Low.

The color space conversion registers are double buffered and are updated on the start of vertical blank following a write to the CSC Mode register for the respective pipe.

The matrix equations are as follows:

- OutputHigh = (CoefficientRU * InputHigh) + (CoefficientGU * InputMedium) + (CoefficientBU * InputLow)
- OutputMedium = (CoefficientRY * InputHigh) + (CoefficientGY * InputMedium) + (CoefficientBY * InputLow)
- OutputLow = (CoefficientRV * InputHigh) + (CoefficientGV * InputMedium) + (CoefficientBV * InputLow)

Example programming for RGB to YUV is in the following table:

- The input is RGB on high, medium, and low channels respectively.
- The output is VYU on high, medium, and low channels respectively.
- Program CSC_MODE to put gamma before CSC.
- Program the CSC Post-Offsets to +1/2, +1/16, and +1/2 for high, medium, and low channels respectively.

	Bt.601		Bt	.709
	Value	Program	Value	Program
RU	0.2990	0x1990	0.21260	0x2D98
GU	0.5870	0x0968	0.71520	0x0B70
BU	0.1140	0x3E98	0.07220	0x3940
RV	-0.1687	0xAAC8	-0.11460	0xBEA8
GV	-0.3313	0x9A98	-0.38540	0x9C58
BV	0.5000	0x0800	0.50000	0x0800
RY	0.5000	0x0800	0.50000	0x0800
GY	-0.4187	0x9D68	-0.45420	0x9E88
BY	-0.0813	0xBA68	-0.04580	0xB5E0

• The coefficients and pre and post offsets can be scaled if desired.

Example programming for YUV to RGB is in the following table:


- The input is VYU on high, medium, and low channels respectively.
- The output is RGB on high, medium, and low channels respectively.
- Program CSC_MODE to put gamma after CSC.
- Program the CSC Pre-Offsets to -1/2, -1/16, and -1/2 for high, medium, and low channels respectively.
- The coefficients and pre and post offsets can be scaled if desired.

	Bt.601	Reverse	Bt.709	Reverse
	Value Program		Value	Program
GY	1.000	0x7800	1.000	0x7800
BY	0.000	0x0000	0.000	0x0000
RY	1.371	0x7AF8	1.574	0x7C98
GU	1.000	0x7800	1.000	0x7800
BU	-0.336	0x9AC0	-0.187	0xABF8
RU	-0.698	0x8B28	-0.468	0x9EF8
GV	1.000	0x7800	1.000	0x7800
BV	1.732	0x7DD8	1.855	0x7ED8
RV	0.000	0x0000	0.000	0x0000

The pipe gamma and color space conversion blocks can be placed in three different arrangements:

- Gamma before CSC, selected through the CSC Mode register. This is mostly used for RGB to YUV conversion.
- Gamma after CSC, selected through the CSC Mode register. This is mostly used for YUV to RGB conversion or linear RGB to RGB conversion. This mode can be used with pipe color gamut enhancement.
- Split gamma, selected through the Pipe Config register. This is mostly used for RGB to RGB conversion. This mode can be used with pipe color gamut enhancement. In this mode, the pipe gamma enable per plane will control whether a plane will go through both gamma blocks. It is not possible to send a plane through one gamma block and not the other.

In either arrangement, the final output of the pipe gamma and CSC and gamut enhancement logic is clamped to fit in the 0 to 1.0 range before going to the ports.



2.11.1 CSC_COEFF—CSC Coefficients

		CS	C COEFFICIENT FORMAT
Project:	All		
Default V	alue: 0000)h	
Size (in b	its): 16		
			n sign-exponent-mantissa format. Two CSC coefficients are store ne data packing in each dword.
Bit			Description
Bit 15	Sign		Description
	Sign Project:	A	Description
	-	A	·
	Project:	1	All

14:12	Exponent	bits				
	Project: Represented as 2 ⁻ⁿ		All			
	Value	Name	Description	Project		
	110b 4 4		4 or mantissa is bb.bbbbbbb	All		
	111b	2	2 or mantissa is b.bbbbbbbb	All		
	000b	000b 1 1 or mantissa is 0.bbbbbbbbb		All		
	001b	0.5	0.5 or mantissa is 0.0bbbbbbbbb	All		
	010b	0.25	0.25 or mantissa is 0.00bbbbbbbbb	All		
	011b 0.125 0.125 or mantissa is 0.000bbbbbbbbb		All			
	Others	Reserved	Reserved	All		
11:3	Mantissa			Project: All		
2:0	Reserved	Project:	All	Format:		

CSC_COEFF							
Register Type:	MMIO						
Project:	All						
Default Value:	0000000h						
Access:	R/W						
Size (in bits):	6x32						
Double Buffer Update Point	t:	Star	t of vertical b	lank after armed			
Double Buffer Armed By:	Write to CSC_MODE						
DWord Bit			Description				
0 31:16 RY	Project:	All	Format:	CSC COEFFICIENT FORMAT			
15:0 GY	Project:	All	Format:	CSC COEFFICIENT FORMAT			
1 31:16 BY	Project:	All	Format:	CSC COEFFICIENT FORMAT			
15:0 Res	erved Project:	All	Format:	MBZ			
2 31:16 RU	Project:	All	Format:	CSC COEFFICIENT FORMAT			
15:0 GU	Project:	All	Format:	CSC COEFFICIENT FORMAT			
3 31:16 BU	Project:	All	Format:	CSC COEFFICIENT FORMAT			
15:0 Res	erved Project:	All	Format:	MBZ			
4 31:16 RV	Project:	All	Format:	CSC COEFFICIENT FORMAT			
15:0 GV	Project:	All	Format:	CSC COEFFICIENT FORMAT			

CSC_COEFF							
5	31:16	BV	Project:	All	Format:	CSC COEFFICIENT FORMAT	
	15:0	Reserved	Project:	All	Format:	MBZ	

2.11.2 CSC_MODE—CSC Mode

			CSC	C_MODE					
Register T	ype:	MM	10						
Project:		All							
Default Val									
Access:		R/W	1						
Size (in bit		32							
Double Bu	ffer Update	e Point:		Start of vertical blan	k				
Vrites to t	his regist	er arm CSC re	egisters for thi	s pipe					
Bit		Description							
31:2	Reserved Project: All Format:								
1	CSC_Pos	sition							
	Project:		All						
	Default V	alue:	0b						
	Selects th config reg		in the pipe. This	is ignored when split gamma m	node is sele	ected in t	he pipe		
	Value	Name	Description				Project		
	0b	CSC After	CSC is after ga	mma			All		
	1b	CSC Before	CSC is before g	jamma			All		
0	Reserved	d Project:	All		Format:	MBZ			

2.11.3 CSC_PREOFF—CSC Pre-Offsets

			CSC_	PRE	OFF			
Register Ty	/pe:	MMIO						
Project:		All						
Default Val	ue:	000000	0h					
Access:		R/W						
Size (in bit		3x32						
Double But	ffer Updat	e Point:		Start	of vertical b	lank after	armed	
	set is inte	By:Write tonded to remove ans complement as th						UV channels
DWord	Bit				Description			
0	31:13	Reserved	Project:	All	Format:	MBZ		
	12:0	PreCSC_High_Off	set				Project:	All
		This 2's complement CSC logic. The val (exclusive).						
1	31:13	Reserved	Project:	All	Format:	MBZ		
	12:0	PreCSC_Medium_	Offset				Project:	All
		This 2's complementers CSC logic. +1 (exclusive).						
2	31:13	Reserved	Project:	All	Format:	MBZ		
	12:0	PreCSC_Low_Offs	set				Project:	All
		This 2's complement CSC logic. The val (exclusive).						

2.11.4 CSC_POSTOFF—CSC Post-Offsets

			CSC_F	POST	OFF				
Register Ty	/pe:	MMIO							
Project:		All							
Default Val	ue:	0000000)h						
Access:		R/W							
Size (in bits	s):	3x32							
Double Buf	fer Update	Point:		Start	of vertical b	ank after	armed		
Double Buf	fer Armed	By: Write to (CSC_MODE						
		ended to add an offs to excess 0.5 as th						/ channels	
DWord	Bit				Description				
0	31:13	Reserved	Project:	All	Format:	MBZ			
	12:0	PostCSC_High_Of	fset				Project:	All	
		This 2's complemen CSC logic. The valu (exclusive).							
1	31:13	Reserved	Project:	All	Format:	MBZ			
	12:0	PostCSC_Medium_	Offset				Project:	All	
			This 2's complement value is used to give an offset to the medium color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1						
2	31:13	Reserved	Project:	All	Format:	MBZ			
	12:0	PostCSC_LowO	ffset				Project:	All	
		This 2's complemen logic. The value is a (exclusive).							

2.12 Pipe Palette and Gamma

The display palette provides a means to correct the gamma of an image stored in a frame buffer to match the gamma of the monitor or presentation device. Additionally, the display palette provide a method for converting indexed data values to color values for VGA and 8-bpp indexed display modes. The display palette is located after the plane blender. Using the individual plane gamma enables, the blended pixels can go through or bypass the palette on a pixel by pixel basis.

The display palette can be accessed through multiple methods and operate in one of four different modes.

8 bit legacy palette/gamma mode:

This provides a palette mode for indexed pixel data formats (VGA and primary plane 8 bpp) and gamma correction for legacy programming requirements.

All input values are clamped to the 0.0 to 1.0 range before the palette/gamma calculation. It is not recommended to use legacy palette mode with extended range formats.

For input values greater than or equal to 0 and less than 1.0, the input value is used to directly lookup the result value from one of the 256 palette/gamma entries. The 256 entries are stored in the legacy palette with 8 bits per color in a 0.8 format with 0 integer and 8 fractional bits.

The legacy palette is programmable through both MMIO and VGA I/O registers. Through VGA I/O, the palette can look as though there are only 6 bits per color component, depending on programming of other VGA I/O registers.

10 bit gamma mode:

This provides the highest quality gamma for pixel data formats of 30 bits per pixel or less.

All input values are clamped to the -3.0 to 3.0 range before the gamma calculation.

For input values greater than or equal to 0 and less than 1.0, the input value is used to directly lookup the result value from one of the first 1024 gamma entries. The first 1024 entries are stored in the precision palette with 10 bits per color in a 0.10 format with 0 integer and 10 fractional bits.

For input values greater than or equal to 1.0 and less than or equal to 3.0, the input value is used to linearly interpolate between the 1024th and 1025th gamma entries to create the result value. The 1025th entry is stored in the PAL_EXT_GC_MAX register with 19 bits per color in a 3.16 format with 3 integer and 16 fractional bits.

For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.

Split gamma mode:

Split gamma mode is composed of two gamma functions. The first gamma is before pipe color space conversion (CSC) and the second is after CSC. This split gamma mode permits remapping to linear gamma, then color space conversion, then mapping to monitor gamma. This provides the highest quality pipe color space conversion and gamma correction for inputs with non-linear gamma.

First gamma (before CSC):

All input values are clamped to the -3.0 to 3.0 range before the gamma calculation.

For input values greater than or equal to 0 and less than 1.0, the input value is used to directly lookup the result value from one of the first 512 gamma entries. The first 512 entries are stored in the precision palette even indexes with 10 bits per color in a 0.10 format with 0 integer and 10 fractional bits.

For input values greater than or equal to 1.0 and less than or equal to 3.0, the input value is used to linearly interpolate between the 512th and 513th gamma entries to create the result value. The 513th entry is stored in the PAL_EXT_GC_MAX register with 19 bits per color in a 3.16 format with 3 integer and 16 fractional bits.

For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.

Second gamma (after CSC):

All input values are clamped to the 0.0 to 1.0 range before the gamma calculation.

For input values greater than or equal to 0 and less than 1.0, the input value is used to directly lookup the result value from one of the first 512 gamma entries. The first 512 entries are stored in the precision palette odd indexes with 10 bits per color in a 0.10 format with 0 integer and 10 fractional bits.

12 bit interpolated gamma mode:

This provides the highest quality gamma for pixel data formats greater than 30 bits per pixel.

The gamma correction curve is represented by specifying a set of gamma entry reference points spaced equally along the curve for values between -1 and 1. For extended values there is an extended gamma entry reference point at the maximum alowed input value.

All input values are clamped to the -3.0 to 3.0 range before the gamma calculation.


For input values greater than or equal to 0 and less than 1.0, the input value is used to linearly interpolate between two adjacent points of the first 513 gamma entries to create the result value. The first 512 entries are stored in the precision palette with 16 bits per color in a 0.16 format with 0 integer and 16 fractional bits (upper 10 bits in odd indexes, lower 6 bits in even indexes). The 513th entry is stored in the PAL_GC_MAX register with 17 bits per color in a 1.16 format with 1 integer and 16 fractional bits.

For input values greater than or equal to 1.0 and less than or equal to 3.0, the input value is used to linearly interpolate between the 513th and 514th gamma entries to create the result value. The 514th entry is stored in the PAL_EXT_GC_MAX register with 19 bits per color in a 3.16 format with 3 integer and 16 fractional bits.

For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.

To program the gamma correction entries, calculate the desired gamma curve for inputs from 0 to 3.0. The curve must be flat or increasing, never decreasing. For inputs of 0 to 1.0, multiply the input value by 512 to find the gamma entry number, then store the desired gamma result in that entry. For inputs greater than 1.0 and less than or equal to 3.0, store the result for an input of 3.0 in the 514th gamma entry.

Example Pipe Gamma Correction Curve



2.12.1 PAL_LGC—Legacy Palette

	PAL_LGC											
Project: Default Val	Default Value: UUUUUUUUh											
Access:	Access: R/W (DWORD access only, no byte access)											
DWord	Bit			I	Description							
0255	31:24	Reserved Project:	All			Format:						
	23:16	Red_Palette_Entry	Project:	All	Format:							
	15:8	Green_Palette_Entry	Project:	All	Format:							
	7:0	Blue_Palette_Entry	Project:	All	Format:							

2.12.2 PAL_PREC_INDEX— Precision Palette Index

			PAL_PREC_INDEX	
Register T	ype: MN	110		
Project:	All			
Default Val	lue: 000)00000h		
Access:	R/V	V		
Size (in bit	s): 32			
This index	controls a	ccess to the arra	y of precision palette data values.	
Bit			Description	
31:16	Reserve	d Project:	All Format: MBZ	
15	Index_A	uto_Increment		
	Project:	All		
	Default V	alue: 0b		
	This field	enables the index	auto increment.	
	Value	Name	Description	Project
	0b	No Increment	Do not automatically increment the index value.	All
	1b	Auto Increment	Increment the index value with each read or write to the data register.	All
14:10	Reserve	d Project:	All Format: MBZ	

PAL_PREC_INDEX								
9:0	Index_Value							
	Project:	All						
	Range	01023						
	automatically inc When automatic	es the data location to be accessed through the data register. This value can be cremented by a read or a write to the data register if the index auto increment bit is set. ally incrementing, the current automatically calculated index value can be read here. ally incrementing, the index will roll over to 0 after reaching the end of the allowed						

2.12.3 PAL_PREC_DATA— Precision Palette Data

	PAL_PREC_D	ΑΤΑ
Register T	ype: MMIO	
Project:	All	
Default Va	lue: UUUUUUUh	
Access:	R/W (DWORD access only, no byte access)	
Size (in bit		
	the precision palette entries used for the 10 bpc, s e indicates the precision palette location to be acco	
Bit	Descri	ption
31:30	Reserved Project: All	Format:
29:20	Red_Precision_Palette_Entry	Project: All Format:
	For 10 bpc, program with the red 10 bit palette entry fr	action value.
	For 12 bpc gamma odd indexes, program with the upp	per 10 bits of the red palette entry fraction value.
	For 12 bpc gamma even indexes, program the MSbs v fraction value, then program all 0s in the LSbs.	with the lower 6 bits of the red palette entry
	For split gamma even indexes, program with the first g fraction value.	gamma (before CSC) red 10 bit palette entry
	For split gamma odd indexes, program with the second fraction value.	d gamma (after CSC) red 10 bit palette entry
19:10	Green_Precision_Palette_Entry	Project: All Format:
	For 10 bpc, program with the green 10 bit palette entry	y fraction value.
	For 12 bpc gamma odd indexes, program with the upp value.	per 10 bits of the green palette entry fraction
	For 12 bpc gamma even indexes, program the MSbs v fraction value, then program all 0s in the LSbs.	with the lower 6 bits of the green palette entry
	For split gamma even indexes, program with the first g fraction value.	gamma (before CSC) green 10 bit palette entry
	For split gamma odd indexes, program with the second fraction value.	d gamma (after CSC) green 10 bit palette entry

	PAL_PREC_DATA											
9:0	Blue_Precision_Palette_Entry Project: All Format:											
	For 10 bpc, program with the blue 10 bit palette entry fraction value.											
	For 12 bpc gamma odd indexes, program with the upper 10 bits of the blue palette entry fraction value.											
	For 12 bpc gamma even indexes, program the MSbs with the lower 6 bits of the blue palette entry fraction value, then program all 0s in the LSbs.											
	For split gamma even indexes, program with the first gamma (before CSC) blue 10 bit palette entry fraction value.											
	For split gamma odd indexes, program with the second gamma (after CSC) blue 10 bit palette entry fraction value.											

2.12.4 PAL_GC_MAX—Gamma Correction Max

			PAL_G	C_N	IAX			
Register Ty Project: Default Val Access: Size (in bit	All lue: 000 R/V	010000h V						
DWord	Bit			C	Description			
0	31:17	Reserved	Project: A	All	Format:	MBZ		
	16:0	Red_Max_GC_F	Point				Project:	All
		value is represer	for the red color cha ated in a 1.16 forma ammed to be less th	at with	1 integer ar	nd 16 fract		
1	31:17	Reserved	Project: A	All	Format:	MBZ		
	16:0	Green_Max_GC	_Point				Project:	All
		This value is rep	for the green color resented in a 1.16 f e programmed to be	ormat	with 1 integ	er and 16	0	
2	31:17	Reserved	Project: A	All	Format:	MBZ		
	16:0	Blue_Max_GC_	Point				Project:	All
		The 513th entry	for the blue color ch	nannel at with				ection. This


2.12.5 PAL_EXT_GC_MAX—Extended Gamma Correction Max

PAL_EXT_GC_MAX											
Register Ty Project: Default Val Access: Size (in bits	All ue: 000 R/W	7FFFFh /									
DWord	Bit				Description						
0	31:19	Reserved	Project:	All	Format:	MBZ					
	18:0	Red_Ext_Max_GC	Point				Project:	All			
		The extended point 3.16 format with 3 ir to be less than 8.0.									
1	31:19	Reserved	Project:	All	Format:	MBZ					
	18:0	Green_Ext_Max_G	C_Point				Project:	All			
		The extended point a 3.16 format with 3 programmed to be I	integer and 1					esented in			
2	31:19	Reserved	Project:	All	Format:	MBZ					
	18:0	Blue_Ext_Max_GC	_Point				Project:	All			
		The extended point a 3.16 format with 3 programmed to be I	integer and 1					sented in			

2.13 Pipe Color Gamut Enhancement

Pipe color gamut enhancement is used to enhance display of standard gamut content on wide gamut displays. It processes the color value from before and after the pipe gamma and color space correction blocks to create the color gamut enhanced output. The typical usage is to output the pipe gamma and CSC corrected color for areas of low saturated content and the input (not gamut enhancement with wide gamut inputs.

The pipe Gamma and CSC must be programmed to either the split gamma mode or gamma after CSC mode when using pipe color gamut enhancement.



The saturation level of the pipe gamma and CSC input color is detected and used to index into a look up table (LUT) containing programmable weights. The saturation values are linearly distributed across the LUT indexes from the lowest index for lowest saturation to the highest index for highest saturation.

The enhanced output color is created by using the weight value to interpolate between the input color and corrected color. See the following table of weights to amount of input or corrected color used to create the enhanced output color.

Weight from LUT	Amount of Input Color in Enhanced Output	Amount of Corrected Color in Enhanced Output
00 0000b (minimum)	0%	100%
00 1000b	25%	75%
01 0000b	50%	50%
01 1000b	75%	25%
10 0000b (maximum)	100%	0%

Weighting of input and corrected colors

Example weight programming

CGE LUT Index	CGE Weight Value Decimal	CGE Weight Value Binary	CGE Weight Percent Input Color	CGE Weight Percent Corrected Color
0 (lowest saturation)	0	00 0000b	0%	100%
1	0	00 0000b	0%	100%
2	0	00 0000b	0%	100%
3	0	00 0000b	0%	100%
4	0	00 0000b	0%	100%

5	0	00 0000b	0%	100%
6	1.6	00 0010b	5%	95%
7	3.2	00 0011b	10%	90%
8	4.8	00 0101b	15%	85%
9	6.4	00 0110b	20%	80%
10	8.64	00 1001b	27%	73%
11	12.8	00 1101b	40%	60%
12	19.2	01 0011b	60%	40%
13	25.6	01 1010b	80%	20%
14	28.8	01 1101b	90%	10%
15	32	10 0000b	100%	0%
16 (highest saturation)	32	10 0000b	100%	0%

2.13.1 CGE_CTRL—Color Gamut Enhancement Control

			CGE	_CTRL			
Register	Гуре:	MM	10				
Project:		All					
Default Va	alue:	000	00000h				
Access:		R/W					
Size (in bi	-	32					
Double B	uffer Update	e Point:		Start of ve	rtical blank		
Bit		Description					
31	CGE_Ena	able					
	Project:		All				
	Default V	alue:	0b				
	This bit e	enables the Colo	r Gamut Enhancen	nent logic.			
	Value	Name	Description				Project
	0b	Disable	Disable CGE				All
	1b	Enable	Enable CGE				All
30:0	Reserved	d Project:	All		Format:	MBZ	

2.13.2 CGE_WEIGHT—Color Gamut Enhancement Weight

			CGE_	WEI	GHT			
LUT index most satura Weight valu CSC outpu CSC input	All ue: 000 R/V s): 4x3 the weight 0 contains ated colors ues can ra t corrected color). values sh	000000h V 22 ts contained in the the weight for the s. unge from 00000b d color) to 100000 nould only be chan	e least saturat (100% of the b (100% of th	ed colo enhano e enha	ors, and LUT ced output c nced output	index 16 olor is fro color is f	contains the wo m the pipe gam rom the pipe ga	eight for the ma and mma and
DWord	Bit				Description			
0	31:30	Reserved	Project:	All	Format:	MBZ		
	29:24	CGE_Weight_Ind This is the weight	_	olor gar	nut enhancer	nent LUT i	Project: ndex.	All
	23:22	Reserved	Project:	All	Format:	MBZ		
	21:16	CGE_Weight_Ind This is the weight		olor gar	nut enhancer	nent LUT i	Project: ndex.	All
	15:14	Reserved	Project:	All	Format:	MBZ		
	13:8	CGE_Weight_Ind This is the weight		olor gar	nut enhancer	nent LUT i	Project: ndex.	All
	7:6	Reserved	Project:	All	Format:	MBZ		
	5:0	CGE_Weight_Ind This is the weight		olor gar	nut enhancer	nent LUT i	Project: ndex.	All
1	31:30	Reserved	Project:	All	Format:	MBZ		
	29:24	CGE_Weight_Ind This is the weight		olor gar	nut enhancer	nent LUT i	Project: ndex.	All
	23:22	Reserved	Project:	All	Format:	MBZ		
	21:16	CGE_Weight_Inc This is the weight		olor gar	nut enhancer	nent LUT i	Project: ndex.	All
	15:14	Reserved	Project:	All	Format:	MBZ		
	13:8	CGE_Weight_Ind This is the weight		olor gar	nut enhancer	nent LUT i	Project: ndex.	All
	7:6	Reserved	Project:	All	Format:	MBZ		

			CGE_	WEI	GHT			
	5:0	CGE_Weight_Inc This is the weight		olor gar	nut enhancer	nent LUT i	Project: ndex.	All
2	31:30	Reserved	Project:	All	Format:	MBZ		
	29:24	CGE_Weight_Inc This is the weight		olor gar	nut enhancer	nent LUT i	Project: ndex.	All
	23:22	Reserved	Project:	All	Format:	MBZ		
	21:16	CGE_Weight_Inc This is the weight		olor gar	nut enhancer	nent LUT i	Project: ndex.	All
	15:14	Reserved	Project:	All	Format:	MBZ		
	13:8	CGE_Weight_Inc This is the weight		olor gar	nut enhancer	nent LUT i	Project: ndex.	All
	7:6	Reserved	Project:	All	Format:	MBZ		
	5:0	CGE_Weight_Inc This is the weight		olor gar	nut enhancer	nent LUT i	Project: ndex.	All
3	31:30	Reserved	Project:	All	Format:	MBZ		
	29:24	CGE_Weight_Inc This is the weight		olor gar	nut enhancer	nent LUT i	Project: ndex.	All
	23:22	Reserved	Project:	All	Format:	MBZ		
	21:16	CGE_Weight_Inc This is the weight		olor gar	nut enhancer	nent LUT i	Project: ndex.	All
	15:14	Reserved	Project:	All	Format:	MBZ		
	13:8	CGE_Weight_Inc This is the weight		olor gar	nut enhancer	nent LUT i	Project: ndex.	All
	7:6	Reserved	Project:	All	Format:	MBZ		
	5:0	CGE_Weight_Inc This is the weight		olor gar	nut enhancer	nent LUT i	Project: ndex.	All
4	31:6	Reserved	Project:	All	Format:	MBZ		
	5:0	CGE_Weight_Inc			nut enhancer		Project:	All

2.14 Software Flags

2.14.1 SWF—Software Flags

be: MN	0		
All			
e: 000	00000h		
R/V	1		
: 36x	32		
			are
Bit	C	Description	
31:0	Software_Flags	Project:	All
	All e: 0000 R/W : 36x3 ers are us The use c Bit	All e: 00000000h R/W : 36x32 ers are used as scratch pad data storage space The use of these registers is defined by the softw Bit	All e: 00000000h R/W : 36x32 ers are used as scratch pad data storage space and have no direct effect on hardwa The use of these registers is defined by the software architecture. Bit Description

2.14.2 GTSCRATCH—GT Scratchpad

		GTSCRAT	СН	
Register Ty	/pe: MN	10		
Project:	All			
Default Val	ue: 000	00000h		
Access:	R/V	1		
Size (in bits	s): 8x3	2		
		sed as scratch pad data storage space of these registers is defined by the softw		re
DWord	Bit	D	escription	
07	31:0	GT_Scratchpad	Project:	All

3. North Display Engine Pipe and Port Controls

3.1 Pipe Timing

3.1.1 HTOTAL—Horizontal Total

			HTOTAL			
Register T	Гуре: ММІО					
Project:	All					
Default Va	alue: 000000)0h				
Access:	R/W					
Size (in bi	ts): 32					
Bit			Description			
31:29	Reserved	Project:	All	Format:	MBZ	
28:16	Horizontal_To	otal			Project:	All
	the horizontal	blank sizes.	ntal Total size. This should be ec This field is programmed to the pre the minus one) needs to be a	number of pixels desired i	minus one.	
						s port
	in two channel	I mode.	be programmed to the same valu	•	5	pon
15:12	in two channel	I mode.	,	•	5	
15:12 11:0	in two channel This register n	l mode. ` nust always t Project:	be programmed to the same valu	ue as the Horizontal Blank	End.	All
	in two channel This register n Reserved Horizontal_A This field spec	I mode. ` nust always t Project: ctive cifies Horizon	be programmed to the same valu	ue as the Horizontal Blank Format: at the first horizontal active	End. MBZ Project:	All
	in two channel This register n Reserved Horizontal_A This field spec considered pix	l mode. ` nust always b Project: ctive cifies Horizon kel number 0. f pixels (befo	be programmed to the same valu All htal Active Display size. Note tha	e as the Horizontal Blank Format: at the first horizontal active o number of pixels desired	End. MBZ Project: display pixe minus one.	All
	in two channel This register n Reserved Horizontal_A This field spec considered pix The number o in two channel	I mode. nust always t Project: ctive ctive ctises Horizon kel number 0. f pixels (befo I mode.	be programmed to the same valu All ntal Active Display size. Note tha . This field is programmed to the	e as the Horizontal Blank Format: at the first horizontal active o number of pixels desired	End. MBZ Project: display pixe minus one.	All

3.1.2 HBLANK—Horizontal Blank

			- F	HBLANK		
Register T	ype: MMIO					
Project:	All					
Default Va	lue: 000000)00h				
Access:	R/W					
Size (in bit	s): 32					
Bit				Description		
31:29	Reserved	Project:	All	Format:		
28:16	Horizontal_E	Blank_End		Proj	ject:	All
	This field spe	cifies Horizor	ntal Blank End	position relative to the horizontal active display sta	art.	
	The number in two channel		n horizontal bl	lank needs to be a multiple of two when driving the	LVDS p	port
	The minimum	n horizontal bl	ank size is 32	pixels.		
	This register	must always I	be programme	ed to the same value as the Horizontal Total.		
15:13	Reserved	Project:	All	Format:		
12:0	Horizontal_E	Blank_Start		Proj	ject:	All
	This field spe	ecifies the Ho	rizontal Blank	Start position relative to the horizontal active displa	ay start.	
	This as states			ed to the same value as the Horizontal Active.		

3.1.3 HSYNC—Horizontal Sync

				HSYNC
Register T	Type: MMIO			
Project:	All			
Default Va	alue: 000000	00h		
Access:	R/W			
Size (in bi	ts): 32			
Bit				Description
31:29	Reserved	Project:	All	Format: MBZ
28:16	Horizontal_S	ync_End		
	Project:		All	
	Default Value	:	0b	
				c End position relative to the horizontal active display start. It is rontPorch+Sync-1
	The number of in two channed		n horizonta	sync needs to be a multiple of two when driving the LVDS port
	This value mu	ist be greate	r than the h	prizontal sync start and less than Horizontal Total.
15:13	Reserved	Project:	All	Format: MBZ

		HSYNC
12:0	Horizontal_Sync_S	Start
	Project:	All
	Default Value:	0b
		he Horizontal Sync Start position relative to the horizontal active display start. It is orizontalActive+FrontPorch-1
	The number of pixel LVDS port in two ch	s from active to horizontal sync needs to be a multiple of two when driving the annel mode
	This value must be	greater than Horizontal Active.

3.1.4 VTOTAL—Vertical Total

			N	VTOTAL	
Register T Project: Default Va Access: Size (in bit	All lue: 000000 R/W	000h			
Bit				Description	
31:29	Reserved	Project:	All	Format:	
28:16	vertical blank desired minu desired minu The vertical of For interlaced Note that bot This register For Content I	cifies Vertica sizes. For p s one. For in s two. counter is incr d display, har h even and o must always Locked Frame	rogressive display terlaced display emented on the dware uses this ff vertical totals be programme	Project: his should be equal to the sum of the vertical active and th play modes, this field is programmed to the number of line ay modes, this field is programmed with the number of line he leading edge of the horizontal sync. is value to calculate the vertical total in each field. s are supported. ed to the same value as the Vertical Blank End. modes, hardware will be automatically adjusting the vertical ber of lines.	S S
15:12	Reserved	Project:	All	Format:	
11:0	considered p When using t For interlaced	cifies Vertica ixel number 0 he internal pa d display, har). This field is p anel fitting logic dware uses this	Project: y size. Note that the first vertical active display line is programmed to the number of lines desired minus one. c, the minimum vertical active area must be seven lines. is value to calculate the vertical active in each field. ed to the same value as the Vertical Blank Start.	All

3.1.5 VBLANK—Vertical Blank

				VBLANK	
Register T	ype: MMIO				
Project:	All				
Default Va	lue: 000000)00h			
Access:	R/W				
Size (in bit	ts): 32				
Bit				Description	
31:29	Reserved	Project:	All	Format:	
28:16	Vertical_Bla	nk_End		Project:	All
	This field spe	cifies Vertica	I Blank End po	osition relative to the vertical active display start.	
	The minimur	n vertical blar	nk size is 5 line	es.	
	For interlaced	d display, har	dware uses th	is value to calculate the vertical blank end in each field.	
	This register	must always	be programm	ed to the same value as the Vertical Total.	
15:13	Reserved	Project:	All	Format:	
12:0	Vertical_Bla	nk_Start		Project:	All
	This field spe	ecifies the Ve	rtical Blank St	art position relative to the vertical active display start.	
	For interlaced	d display, har	dware uses th	is value to calculate the vertical blank start in each field.	
	This register	muct alwaye	he programm	ed to the same value as the Vertical Active	

3.1.6 VSYNC—Vertical Sync

			•	VSYNC				
Register Ty Project: Default Val Access: Size (in bit	All lue: 000000 R/W	000h						
Bit				Description				
31:29	Reserved	Project:	All	Format:				
28:16	Vertical_Sync_End Project: All This field specifies the Vertical Sync End position relative to the vertical active display start. It is programmed with VerticalActive+FrontPorch+Sync-1 All For interlaced display, hardware uses this value to calculate the vertical sync start in each field. This value must be greater than the vertical sync start and less than Vertical Total. All							
15:13	Reserved	Project:	All	Format:				

VSYNC						
12:0	Vertical_Sync_Start	Project:	All			
	This field specifies the Vertical Sync Start position relative to the vertical active programmed with VerticalActive+FrontPorch-1	ve display start. It is				
	For interlaced display, hardware uses this value to calculate the vertical sync	end in each field.				
	This value must be greater than Vertical Active.					

3.1.7 SRCSZ—Source Image Size

			:	SRCSZ					
Register 1	Гуре:	MM	0						
Project:		All							
Default Va	alue:	000	00000h						
Access:		R/W	1						
Size (in bits):		32							
Double Bu	uffer Update Point:	Sta	rt of vertical bl	ank					
	blay mode, this registe ter may be updated	•			•			onous	
Bit	Description								
31:28	Reserved Pro	oject:	All		Format	: M	BZ		
27:16	Horizontal_Source	e_Size				Pr	oject:	All	
	This field specifies Horizontal Source Size. This determines the horizontal size of the image created by the display planes.								
	This field is program	mmed	o the number o	of pixels desired min	us one.				
	This register must always be programmed to the same value as the Horizontal Active, except when panel fitting is enabled.								
15:12	Reserved Pro	oject:	All		Format	: M	BZ		
11:0	Vertical_Source_S	Size				Pr	oject:	All	
	This field specifies Vertical Source Size. This determines the vertical size of the image created by the display planes.								
	This field is program	mmed	o the number o	of lines desired minu	s one.				
	For interlaced display, hardware divides this number by 2 and adds any necessary half lines to get the vertical blank end for each field.								

3.1.8 VSYNCSHIFT— Vertical Sync Shift

			VSYN	ICSHIFT
Register T Project: Default Va Access: Size (in bit	All lue: 00000 R/W			
Bit				Description
31:13	Reserved	Project:	All	Format:
12:0	Second_Fie	eld_VSync_Sh	ift	Project: Al
				ent for the start of the interlaced second field, expressed ir to the horizontal active display start.
	This value w	vill only be use	d if the pipe is pro	pgrammed to an interlaced mode.
				I sync should start one pixel after the point halfway e value of this register should be programmed to:
	horizontal sy	ync start - floor	[horizontal total /	2]
		ual horizontal s d into the regis		izontal total values and not the minus one values
			occurs during the	e interlaced second field. In all other cases the vertical sync start.

3.2 Pipe M/N Values

These values are used for the embedded FDI.

When switching between two refresh rates, both the M1/N1 data and link values and the M2/N2 link values must be programmed. For dynamic refresh rate control, M1/N1 values are the primary values and are used for the normal M/N value setting, and M2/N2 values are the secondary values and are used for the lower power M/N value setting.

Calculation of TU, Data M, and Data N is as follows: For modes that divide into the link frequency evenly, Active/TU = Payload/Capacity = Data M/N = dot clock * bytes per pixel / Is_clk * number of lanes **Default value to program TU size is "111111" for TU size of 64.**

Calculation of Link M and Link N is as follows: Link $M/N = dot clock / Is_clk$

Restriction on clocks and number of lanes: Number of lanes >= INT(dot clock * bytes per pixel / ls_clk) Pcdclk * number of lanes >= dot clock * bytes per pixel

3.2.1 DATAM— Data M Value

		DATAM			
Register T	ype:	MMIO			
Project:		All			
Default Va	lue:	0000000h			
Access:		R/W			
Size (in bit	s):	32			
Double Bu	ffer Update Point:	Start of vertical blank			
Double Buffer Armed By:		Writing the LINKN			
Bit		Description			
31	Reserved Pro	ject: All	Format:	MBZ	
30:25	TU_Size			Project:	All
	This field is the size	e of the transfer unit, minus one.			
24	Reserved Pro	ject: All	Format:	MBZ	
23:0	Data_M_value			Project:	All
	This field is the m v	alue for internal use of the DDA.		-	

3.2.2 DATAN— Data N Value

		DATAN				
Register 1	Гуре:	MMIO				
Project:		All				
Default Va	alue:	0000000h				
Access:		R/W				
Size (in bi	ts):	32				
Double Bu	uffer Update Point:	Start of vertical blank				
Double Bu	uffer Armed By:	Writing the LINKN				
Bit		Description				
31:24	Reserved Pro	ject: All	Format:	MBZ		
23:0 Data_N_value				Project:	All	
	This field is the n va	lue for internal use of the DDA.				

3.2.3 LINKM— Link M Value

	LINKM								
Register T	ype: MMIO								
Project:	All								
Default Val	lue: 00000000h								
Access:	R/W								
Size (in bit	s): 32								
Double Bu	ffer Update Point:	Start of vertical bla	ank						
Double Bu	ffer Armed By:	Writing the LINKN							
Bit			Description						
31:24	Reserved Pro	oject: All		Format:	MBZ				
23:0	Link_M_value				Project:	All			
	This field is the my	value for external transi	mission in the Main S	tream Attributes.					

3.2.4 LINKN— Link N Value

				LIN	KN				
Register Ty	/pe: MMIO								
Project:	All								
Default Valu	ue: 000000	00h							
Access:	R/W								
Size (in bits	s): 32								
Double Buf	fer Update Po	int: Sta	rt of vertical	blank					
Writes to th	his register a	arm M/N re	gisters for	this pip	e.				
Bit				I	Description	i			
31:24	Reserved	Project:	All			For	mat:	MBZ	
23:0	Link_N_value	9						Project:	All
	This field is th	e n value fo	r external tra	nsmissio	n in the Mai	n Stream Attributes	and V	B-ID.	

3.3 FDI Transmit

3.3.1 FDI_TX_CTL—FDI Tx Control

			FDI_TX_CTL				
Register ⁻	Гуре:	MMIO					
Project: All		All					
Default Value: 00			Dh				
Access:		R/W	R/W				
Size (in b		32					
Double B	uffer Update F	Point: Depends	on Bit				
Bit			Description				
31	FDI_Tx_En	able					
	Project:	All					
	Default Valu	ue: Ob					
	Disabling th being writte		s lowest power state. Port enable takes place on the	ne Vblank after			
	Value	Name	Description	Project			
	0b	Disable	Disable and tristate the FDI Tx interface	All			
	1b	Enable	Enable the FDI Tx interface	All			
30:28	1b Reserved	Enable Project: All		MBZ			
30:28 27:25	Reserved						
	Reserved	Project: All					
	Reserved Voltage_sv	Project: All ving_level_set All	Format:				
	Reserved Voltage_sv Project: Default Valu	Project: All ving_level_set All ue: 000b	Format:				
	Reserved Voltage_sv Project: Default Valu	Project: All ving_level_set All ue: 000b	Format:				
	Reserved Voltage_sv Project: Default Valu These bits a	Project: All ving_level_set All ue: 000b are used for setting	The voltage swing for pattern 1.	MBZ			
	Reserved Voltage_sv Project: Default Valu These bits a Value	Project: All ving_level_set All ue: 000b are used for setting t	Format: the voltage swing for pattern 1. Description 0.4V	MBZ Project			
	Reserved Voltage_sw Project: Default Valu These bits a Value 000b	Project: All ving_level_set All ue: 000b are used for setting to the setting to	Format: the voltage swing for pattern 1. Description 0.4V 0.6V	MBZ Project All			
	Reserved Voltage_sv Project: Default Value These bits a Value 000b 001b	Project: All ving_level_set All ue: 000b are used for setting to the setting to	Format: The voltage swing for pattern 1. Description 0.4V 0.6V 0.8V	MBZ Project All All			

			FDI_TX_CTL				
24:22	Preempha	sis_level_set					
	Project:	All					
	Default Va	lue: 000	b				
	These bits	are used for setting	g link pre-emphasis for pattern 2.				
	Value	Name	Description	Project			
	000b	0dB	No pre-emphasis	All			
	001b	3.5dB	3.5dB pre-emphasis (1.5x)	All			
	010b	6dB	6dB pre-emphasis (2x)	All			
	011b	9.5dB	9.5dB pre-emphasis (3x)	All			
	Others	Reserved	Reserved	All			
21:19	Port_Widt	h_Selection					
	Project:	All					
	Default Va	lue: 000	b				
			lanes to be enabled on the link. Port width	n change must be done as a			
	This bit selects the number of lanes to be enabled on the link. Port width change must be done as a part of mode set.						
	[DevIVB] FDI B and FDI C share lanes. FDI C maximum port width is 2 lanes. FDI B maximum						
	[DevIVB] F	DI B and FDI C sh	nare lanes. FDI C maximum port width is DI C is disabled, 2 lanes when FDI C is o	s 2 lanes. FDI B maximum enabled.			
	[DevIVB] F port width	FDI B and FDI C sh is 4 lanes when F	hare lanes. FDI C maximum port width is DI C is disabled, 2 lanes when FDI C is d d. Updates when the port is disabled the	enabled.			
	[DevIVB] F port width	FDI B and FDI C sh is 4 lanes when F	DI C is disabled, 2 lanes when FDI C is	enabled.			
	[DevIVB] F port width Locked or	FDI B and FDI C sh is 4 lanes when F nce port is enabled	DI C is disabled, 2 lanes when FDI C is d. Updates when the port is disabled the	enabled. en re-enabled.			
	[DevIVB] F port width Locked or Value	FDI B and FDI C sh is 4 lanes when F nce port is enabled Name	DI C is disabled, 2 lanes when FDI C is disabled the Description	enabled. en re-enabled. Project			
	DevIVB] F port width Locked or Value	FDI B and FDI C sh is 4 lanes when F nce port is enabled Name X1	DI C is disabled, 2 lanes when FDI C is disabled the Description	enabled. en re-enabled. Project All			
	[DevIVB] F port width Locked or Value 000b 001b	FDI B and FDI C sh is 4 lanes when F nce port is enabled Name X1 X2	DI C is disabled, 2 lanes when FDI C is dealer of the contract	enabled. en re-enabled. Project All All			
	DevIVB) F port width Locked or Value 000b 001b 010b	FDI B and FDI C sh is 4 lanes when F ince port is enabled Name X1 X2 X3	DI C is disabled, 2 lanes when FDI C is disabled the Description x1 Mode x2 Mode x3 Mode	enabled. en re-enabled. Project All All All			
18	[DevIVB] Fport widthLocked orValue000b001b010b011bOthers	FDI B and FDI C sh is 4 lanes when F is enabled Name X1 X2 X3 X4	DI C is disabled, 2 lanes when FDI C is disabled the Description x1 Mode x2 Mode x3 Mode x4 Mode	enabled. en re-enabled. Project All All All All			
18	[DevIVB] Fport widthLocked orValue000b001b010b011bOthers	FDI B and FDI C ships is 4 lanes when F ince port is enabled Name X1 X2 X3 X4 Reserved	DI C is disabled, 2 lanes when FDI C is disabled the Description x1 Mode x2 Mode x3 Mode x4 Mode	enabled. en re-enabled. Project All All All All			
18	[DevIVB] Fport widthLocked orValue000b001b010b011bOthers	FDI B and FDI C sh is 4 lanes when F ince port is enabled X1 X2 X3 X4 Reserved Framing_Enable All	DI C is disabled, 2 lanes when FDI C is disabled the Description x1 Mode x2 Mode x3 Mode x4 Mode	enabled. en re-enabled. Project All All All All All			
18	Image: Constraint of the second systemImage: Constra	FDI B and FDI C sh is 4 lanes when F ince port is enabled X1 X2 X3 X4 Reserved Framing_Enable All	DI C is disabled, 2 lanes when FDI C is of d. Updates when the port is disabled the Description x1 Mode x2 Mode x3 Mode x3 Mode x4 Mode Reserved Enhanced framing enal	enabled. en re-enabled. Project All All All All All			
18	Image: Constraint of the second se	FDI B and FDI C ships 4 lanes when Fince port is enabled Name X1 X2 X3 X4 Reserved	DI C is disabled, 2 lanes when FDI C is of d. Updates when the port is disabled the Description x1 Mode x2 Mode x3 Mode x3 Mode x4 Mode Reserved Enhanced framing enal	enabled. en re-enabled. Project All All All All All bled			
18	Image: Constraint of the second se	FDI B and FDI C ships 4 lanes when Fince port is enabled Name X1 X2 X3 X4 Reserved	DI C is disabled, 2 lanes when FDI C is a d. Updates when the port is disabled the Description x1 Mode x2 Mode x3 Mode x4 Mode Reserved Enhanced framing enal hing.	enabled. n re-enabled. Project All All All All All bled			
18	[DevIVB] F port width Locked or Value 000b 001b 010b 011b Others Enhanced Project: Default Val This bit sel Locked or	FDI B and FDI C ships 4 lanes when Fince port is enabled Name X1 X2 X3 X4 Reserved	DI C is disabled, 2 lanes when FDI C is of d. Updates when the port is disabled the Description x1 Mode x2 Mode x3 Mode x4 Mode Reserved	enabled. n re-enabled. Project All All All All All bled en re-enabled			
18	Image: Constraint of the second state of the second sta	FDI B and FDI C ships 4 lanes when Fince port is enabled Name X1 X2 X3 X4 Reserved	DI C is disabled, 2 lanes when FDI C is of disabled the port is disabled the Description x1 Mode x2 Mode x3 Mode x3 Mode x4 Mode Reserved Enhanced framing enabled the Description Description	enabled. Project All All All All All All All All All Bled Project Project			

			FDI_TX_CTL	
14	FDI_PLL_	enable		
	Project:	All		
	Default Va	ue: 0b		
	This bit ena through bit registers.	ables the FDI PLL. 31 of this register.	Software must wait for the PLL warmup cycle b This bit is ORed with the PLL enable bit from a	efore enabling the port ny other FDI Tx Control
	Value	Name	Description	Project
	0b	Disable	FDI PLL not enabled through this FDI Tx	All
	1b	Enable	FDI PLL enabled	All
13:12	Reserved	Project:	All For	mat: MBZ
11	Composite	e_Sync_Select		
	Project:	All		
	Default Va	ue: 0b		
	This bit sel	ects between com	posite Sync and separate Fsync/Lsync on this po	ort
	Value	Name	Description	Project
	Value Ob	Name Separate	Description Separate Fsync/Lsync	
			· ·	Project
10	Ob	Separate Composite	Separate Fsync/Lsync	Project All
10	0b 1b	Separate Composite	Separate Fsync/Lsync	Project All
10	0b 1b Auto_Train	Separate Composite n	Separate Fsync/Lsync	Project All
10	0b 1b Auto_Train Project: Default Val	Separate Composite n	Separate Fsync/Lsync Composite Sync	Project All
10	0b 1b Auto_Train Project: Default Val	Separate Composite n All ue: 0b	Separate Fsync/Lsync Composite Sync	Project All
10	0b 1b Auto_Train Project: Default Val This bit ena	Separate Composite n All ue: 0b ables auto-training	Separate Fsync/Lsync Composite Sync on this port.	Project All All

9:8	Link_trair	ning_patt	ern_enable					
	Project: All							
	Default Value: 00b							
	prior to se When ena	nding trair bling the p	ning patterns port, it must l	lization. Please note that the link mu be turned on with pattern 1 enabled. hen re-enabled with pattern 1 enabled	When retraining a			
	Value	Name	Descripti			Project		
	00b	P1	Pattern 1 enabled: Repetition of D10.2 characters					
	01b	P2	D10.2, D ² pattern m initializatio	Pattern 2 enabled: Repetition of K28.5, D11.6, K28.5, D11.6, D10.2, D10.2, D10.2, D10.2, D10.2, D10.2, D10.2. Please note that the entire pattern must complete before another pattern is sent. Scrambling initialization and disparity init commence at the end of the last iteration of pattern 2.				
	10b	Idle	Idle Pattern enabled: Transmit BS followed by VB-ID with NoVideoStream_flag set to 1, five times					
	11b	None	Link not ir	n training: Send normal pixels		All		
	encrypted.	llue: ects encr Please r	All 0b yption to this note that this	port. When selected, the information bit does not enable encryption on its				
		1	encryption r					
	Value	Name		Description	Project			
	0b	No en	cryption	No encryption on this port	All			
	1b	Select encryp		Select encryption on this port	All			
	Reserved	Proj	ject: All		Format: MBZ			
4:1	Master_e	nable						
4:1 0			All					
4:1 0	Project:		7.00					
			Test 0b					

3.4 Panel Fitter

3.4.1 **PF_PWR_GATE—Panel Fitter Power Gate Control**

			PF_PWR_GATE	
Re	egister Typ	e:	MMIO	
	Project:		AII	
D	efault Valu	e:	00006453h	
	Access:		R/W	
s	ize (in bits)-	32	
	-	-	Start of vertical blank after armed	
	Suffer Upda			
Double	Buffer Arr	ned By:	Write to PF_WIN_SZ	
Bit			Description	
31:16	Reserve	d Project: All	Format: M	IBZ
15:13	Start of th		ART Project: AI RAM bank in number of cdclks after the start of power g wer gating on and off conditions.	
	Value	Name	Description	Project
	000b	Start time 0	Start time 0	All
	001b	Start time 256	Start time 256	All
	010b	Start time 512	Start time 512	All
	011b	Start time 768	Start time 768	All
	100b	Start time 1024	Start time 1024	All
	101b	Start time 1280	Start time 1280	All
	110b	Start time 1536	Start time 1536	All
	111b	Start time 1792	Start time 1792	All
12	Reserve	d Project: All	Format: M	IBZ

44.0			Dra	a at: All	
11:9	Start of th		ART Proj RAM bank in number of cdclks after the start o ower gating on and off conditions.		
	Value	Name	Description	Project	
	000b	Start time 0	Start time 0	All	
	001b	Start time 256	Start time 256	All	
	010b	Start time 512	Start time 512	All	
	011b	Start time 768	Start time 768	All	
	100b	Start time 1024	Start time 1024	All	
	101b	Start time 1280	Start time 1280	All	
	110b	Start time 1536	Start time 1536	All	
	111b	Start time 1792	Start time 1792	All	
8	Reserve	d Project: All	Form	Format: MBZ	
7:6	Delay bet	GNAL_DELAY tween late signals going	Proj into successive RAM banks in number of cdcl	ject: All	
7:6	Delay bet	GNAL_DELAY	Proj into successive RAM banks in number of cdcl	ject: All	
7:6	Delay bet power ga	GNAL_DELAY tween late signals going ting on and off condition	Proj into successive RAM banks in number of cdcl is.	ject: All ks. Applicable for both	
7:6	Delay bei power ga Value	GNAL_DELAY tween late signals going ting on and off condition	Proj into successive RAM banks in number of cdcl is. Description	ject: All ks. Applicable for both Project	
7:6	Delay bet power ga Value 00b	GNAL_DELAY tween late signals going ting on and off condition Name Start time 0	Proj into successive RAM banks in number of cdcl is. Description Start time 0	iect: All ks. Applicable for both Project All	
7:6	Delay bet power ga Value 00b 01b	GNAL_DELAY tween late signals going ting on and off condition Name Start time 0 Start time 256	Proj into successive RAM banks in number of cdcl is. Description Start time 0 Start time 256	iect: All ks. Applicable for both Project All All	
7:6	Delay bet power ga Value 00b 01b 10b	GNAL_DELAY tween late signals going ting on and off condition Name Start time 0 Start time 256 Start time 512 Start time 768	Proj into successive RAM banks in number of cdcl is. Description Start time 0 Start time 256 Start time 512	ject: All ks. Applicable for both Project All All All All All	
	Delay bet power ga Value 00b 01b 10b 11b Reserved MID_SIG Delay bet	GNAL_DELAY tween late signals going ting on and off condition Name Start time 0 Start time 256 Start time 512 Start time 512 Start time 768 d Project: All NAL_DELAY	Proj into successive RAM banks in number of cdcl is. Description Start time 0 Start time 256 Start time 512 Start time 768 Form Proj into successive RAM banks in number of cdcl	ject: All ks. Applicable for both Project All All All All All at: MBZ	
5	Delay bet power ga Value 00b 01b 10b 11b Reserved MID_SIG Delay bet	GNAL_DELAY tween late signals going ting on and off condition Name Start time 0 Start time 256 Start time 512 Start time 768 d Project: All NAL_DELAY tween mid signals going	Proj into successive RAM banks in number of cdcl is. Description Start time 0 Start time 256 Start time 512 Start time 768 Form Proj into successive RAM banks in number of cdcl	ject: All ks. Applicable for both Project All All All All All at: MBZ	
5	Delay bet power ga Value 00b 01b 10b 11b Reserved Delay bet power ga	GNAL_DELAY tween late signals going ting on and off condition Name Start time 0 Start time 256 Start time 512 Start time 768 d Project: All NAL_DELAY tween mid signals going ting on and off condition	Proj into successive RAM banks in number of cdcl is. Description Start time 0 Start time 256 Start time 512 Start time 768 Form Proj into successive RAM banks in number of cdcl is.	ject: All ks. Applicable for both Project All All All All All nat: MBZ ject: All ks. Applicable for both	
5	Delay bei power ga Value 00b 01b 10b 11b Reserved MID_SIG Delay bei power ga	GNAL_DELAY tween late signals going ting on and off condition Name Start time 0 Start time 256 Start time 512 Start time 768 d Project: All NAL_DELAY tween mid signals going ting on and off condition Name	Proj into successive RAM banks in number of cdcl is. Description Start time 0 Start time 256 Start time 512 Start time 768 Form Proj into successive RAM banks in number of cdcl is. Description	ject: All ks. Applicable for both Project All All All All All All iect: All ks. Applicable for both Project Project	
5	Delay bet power ga Value 00b 01b 10b 11b Reserved MID_SIG Delay bet power ga Value 00b	GNAL_DELAY tween late signals going ting on and off condition Name Start time 0 Start time 256 Start time 512 Start time 768 d Project: All NAL_DELAY tween mid signals going ting on and off condition Name Start time 0	Proj into successive RAM banks in number of cdcl is. Description Start time 0 Start time 256 Start time 512 Start time 768 Form Proj into successive RAM banks in number of cdcl is. Description Start time 0	ject: All ks. Applicable for both Project All All All All All All iect: All ks. Applicable for both Project All All All All All All All Al	
5	Delay bet power ga Value 00b 01b 10b 11b Reserved MID_SIG Delay bet power ga Value 00b 01b	GNAL_DELAY tween late signals going ting on and off condition Name Start time 0 Start time 256 Start time 768 d Project: All NAL_DELAY tween mid signals going ting on and off condition Name Start time 0 Start time 256	Proj into successive RAM banks in number of cdcl is. Description Start time 0 Start time 256 Start time 512 Start time 768 Form Proj into successive RAM banks in number of cdcl is. Description Start time 0 Start time 0 Start time 256	ject: All ks. Applicable for both Project All All All All All All text: MBZ ject: All ks. Applicable for both Project All All All All All All All Al	

			PF_PWR_GATE	
1:0	EARLY_	SIGNAL_DELAY		Project: All
	Delay be both pow	tween early signals go er gating on and off co	ing into successive RAM banks in numbe nditions.	r of cdclks. Applicable for
	Value	Name	Description	Project
	00b	Start time 0	Start time 0	All
	01b	Start time 256	Start time 256	All
	10b	Start time 512	Start time 512	All
	11b	Start time 768	Start time 768	All

3.4.2 **PF_WIN_POS—Panel Fitter Window Position**

				PF_WIN_POS	
Re	egister Type:			ΜΜΙΟ	
	Project:			All	
D	efault Value:			0000000h	
	Access:			R/W	
S	ize (in bits):			32	
Double E	Buffer Update I	Point:	Start of vertical blank after armed		
Double	Buffer Armed	By:		Write to PF_WIN_SZ	
Bit				Description	
31:29	Reserved	Project:	All	Format: MBZ	
28:16	XPOS	Project:	All		
	The X coordi	nate in pixels	of the up	oper left most pixel of the panel fitted display window.	
15:12	Reserved	Project:	All	Format: MBZ	
11:0	YPOS	Project:	All		
	The Y coordi zero for inter			per left most pixel of the panel fitter display window. LSB must be	

3.4.3 **PF_WIN_SZ**—Panel Fitter Window Size

			P	F_WIN_SZ		
R	egister Type:			MMIO		
	Project:			All		
D	efault Value:			00000000h		
	Access:			R/W		
S	Size (in bits):			32		
Double E	Buffer Update I	Point:		Start of vertical	blank	
) being the upper left corner m PF registers on this pip		y device (rotation
						y device (rotation
oes not a				m PF registers on this pip		y device (rotation
oes not a Bit	affect this). W	rites to this	s register ar	m PF registers on this pip	e.	
oes not a Bit 31:29	Affect this). W Reserved XSIZE	Project:	All	m PF registers on this pip	e.	
oes not a Bit 31:29	Affect this). W Reserved XSIZE	Project:	All	m PF registers on this pip Description	e.	
oes not a Bit 31:29 28:16	Affect this). W Reserved XSIZE The horizonta	Project: Project: Project: al size in pixe	All All All els of the desir	m PF registers on this pip Description	e. Format:	MBZ

3.4.4 **PF_CTRL—Panel Fitter Control**

			PF_CTRL				
Re	egister Typ	e:	MMIO				
	Project:		All				
D	efault Value	e :	0000000h				
	Access:		R/W				
	ize (in bits)		32				
Double B	Buffer Upda	te Point:	Start of vertical blank after armed				
Double	Buffer Arm	ned By:	Write to PF_WIN_SZ				
When us	sing panel f	itter downscaling (supported pixel	pipe source size is larger than panel fitter window s rate will be reduced by the downscale amount.	size) the maximum			
Bit			Description				
31	Enable_Pipe_Scaler						
	Project:	All					
	Default Va	alue: 0b					
	Value	Name	Description	Project			
	0b	Disable	Data bypasses the scaler	All			
	1b	Enable	The scaler is enabled	All			
30:29	Pipe_Select Project: All Default Value: 00b This bit determines which display pipe this panel fitter will connect to. Do not enable and connect more than one panel fitter to a pipe.						
	Value	Name	Description	Project			
	00b	Pipe A	Pipe A	All			
	01b	Pipe B	Pipe B	All			
	10b	Pipe C	Pipe C	All			
	11b	Reserved	Reserved	All			

				PF_CTRL		
28	V_FILTER_BYPASS					
	Project:	_	All			
	Security:		Test			
	Default V	alue:	0b			
	Bypass th	ne Vertical Filte	r			
	Value	Name	Description	n	Project	
	0b	Enable	Vertical Filte	er Enabled	All	
	1b	Bypass	Vertical Filte	er Bypassed	All	
27	Adaptive	– he adaptive ve	only works	All ntended for use with YUV data in interlace output modes with 7x5 capable panel fitters. For panel fitters that bled.		
	Value	Name	Description	n	Project	
	0b	Disable	Adaptive filt	ering disabled	All	
	1b	Enable	Adaptive filt	ering enabled	All	
	3x3 capa	ble, this field	is ianored.			
	Value	Name	J	Description	Project	
	Value 00b	Name Least Adaptiv	-	Description Least Adaptive (Recommended)	Project	
			ve	· ·	-	
	00b	Least Adaptiv	ve	Least Adaptive (Recommended)	All	
	00b 01b	Least Adaptiv Moderately A	ve	Least Adaptive (Recommended) Moderately Adaptive	All	
24:23	00b 01b 10b 11b FILTER_S Selects fil Program	Least Adaptiv Moderately A Reserved Most Adaptiv SELECT Iter coefficients med coefficients	ve adaptive e Project: nts only wo	Least Adaptive (Recommended) Moderately Adaptive Reserved	All All All All All at are	
24:23	00b 01b 10b 11b FILTER_3 Selects fil Program only 3x3	Least Adaptiv Moderately A Reserved Most Adaptiv SELECT Iter coefficients med coefficients	ve adaptive re Project: nts only wo field <u>must</u> b	Least Adaptive (Recommended) Moderately Adaptive Reserved Most Adaptive All rk with 7x5 capable panel fitters. For panel fitters that	All All All All All at are	
24:23	00b 01b 10b 11b FILTER_3 Selects fil Program only 3x3 sets.	Least Adaptiv Moderately A Reserved Most Adaptiv SELECT Iter coefficients med coefficients capable, this	ve daptive Project:	Least Adaptive (Recommended) Moderately Adaptive Reserved Most Adaptive All rk with 7x5 capable panel fitters. For panel fitters that be programmed to select one of the hardcoded coeffi	All All All All All at are cient	
24:23	00b 01b 10b 11b FILTER_S Selects fil Program only 3x3 sets. Value	Least Adaptiv Moderately A Reserved Most Adaptiv SELECT Iter coefficients med coefficients capable, this	ve daptive Project: field <u>must</u> b Prog pane	Least Adaptive (Recommended) Moderately Adaptive Reserved Most Adaptive All rk with 7x5 capable panel fitters. For panel fitters that be programmed to select one of the hardcoded coefficients cription grammed Coefficients (Recommended for 7x5 capable	All All All All All All All Project	
24:23	00b 01b 10b 11b FILTER_S Selects fil Program only 3x3 sets. Value 00b	Least Adaptiv Moderately A Reserved Most Adaptiv SELECT Iter coefficients med coefficient capable, this Name Programmed	ve daptive Project: field <u>must</u> b Prog pane Med Hard	Least Adaptive (Recommended) Moderately Adaptive Reserved Most Adaptive All rk with 7x5 capable panel fitters. For panel fitters that the programmed to select one of the hardcoded coefficients (Recommended for 7x5 capable panel fitters, not available for 3x3 capable panel fitters)	All	
24:23	00b01b10b11bFILTER_SSelects filProgramonly 3x3sets.Value00b01b	Least Adaptiv Moderately A Reserved Most Adaptiv SELECT Iter coefficients med coefficients	ve daptive Project: nts only wor field <u>must</u> b Prog Prog pane led Hard	Least Adaptive (Recommended) Moderately Adaptive Reserved Most Adaptive All rk with 7x5 capable panel fitters. For panel fitters that be programmed to select one of the hardcoded coeffi cription grammed Coefficients (Recommended for 7x5 capable el fitters, not available for 3x3 capable panel fitters) coded Coefficients for Medium 3x3 Filtering	All	

			PF_CTRL					
21	VERT3TAP							
	Project:		All					
	Security:		Test					
	Default Value: 0b							
	Value	Name	Description	Project				
	0b	Auto	Auto-detection of 3 tap usage	All				
	1b	Force	Force 3 tap vertical scaling	All				
20	VERTIC	AL_INT_FIEL	D_INVERT					
	Project:		All					
	Security:		Test	Test				
	Default Value: 0b							
	Value	Name	Description	Project				
	0b	Field 1	Field 1 will get the phase increment (vertical initial phase) in the vertical filter for interlace.					
	1b	Field 0	Field 0 will get the phase increment (vertical initial phase) in the vertical filter for interlace.					
19		CALE_MODE						
13	Project:	OALL_MODE	All					
	Security:		Test					
	Default V	alue:	Ob					
	Value	Name	Description	Project				
	0b	Auto	The scaler will calculate the scale factors automatically, selected fractions can be read back in the other filter control registers.	All				
	1b	Non-auto	The scaler will use the scaling factors written in the other filter control registers	All				
18	AUTO_S	CALE_CALC	Project: All Security:	Test				
	Access:		Read Only					
	This read only bit will be set while the auto scale function is in progress. It indicates that the v read back from the rest of the filter control registers should be ignored.							
17:0	Reserve	d Project	t: All Format: MBZ					

3.4.5 **PF_VSCALE**—Panel Fitter Vertical Scale

	PF_VSCALE		
Re	egister Type: MMIO		
	Project: All		
D	efault Value: 00000000h		
	Access: R/W		
s	ize (in bits): 32		
Double E	Buffer Update Point: Start of vertical blank after armed		
Double	Buffer Armed By: Write to PF_WIN_SZ		
This regist	er is read only in the auto-scale mode.		
Bit	Description		
31:18	Reserved Project: All Format:	MBZ	
17:15	VSCALE_INT The integer part of the vertical scale factor. VSCALE_INT = int(src height/(interlace x dest height)) where interlace = 1/2 in interlace modes, 1 in progressive modes	Project:	All
14:0	VSCALE_FRAC The fractional part of the vertical scale factor. VSCALE_FRAC = int((src height/(interlace x dest height)-VSCALE_INT)*2^15) where interlace = 1/2 in interlace modes, 1 in progressive modes	Project:	All

3.4.6 **PF_VSCALE_IP**—Panel Fitter Vertical Scale IP

	PF_VSCALE_I	Р		
R	egister Type:	ММІО		
	Project:	All		
D	Default Value:	00000000h		
	Access:	R/W		
5	Size (in bits):	32		
Double E	Buffer Update Point: Start of ver	tical blank after armed		
Double	e Buffer Armed By: Writ	e to PF_WIN_SZ		
	ter is read only in the auto-scale mode. For non-auto-s programmed to all zeroes.	scale progressive scan n	nodes this re	gister
Bit	Descriptio	n		
31:18	Reserved Project: All	Format:	MBZ	
17:15	VSCALE_INT_IP The integer portion of the initial phase of the vertical scale VSCALE_INT_IP = int((source height)/(destination height)		Project:	All
14:0	VSCALE_FRAC_IP The fractional portion of the initial phase of the vertical sca VSCALE_FRAC_IP = int((source height-1)/(destination he		Project: 2^15))	All

3.4.7 **PF_HSCALE**—Panel Fitter Horizontal Scale

	PF_HSCAL	E		
R	egister Type:	MMIO		
	Project:	All		
D	efault Value:	00000000h		
	Access:	R/W		
s	Size (in bits):	32		
Double E	Buffer Update Point: Start of	vertical blank after armed		
Double	Buffer Armed By: W	/rite to PF_WIN_SZ		
This regist	er is read only in the auto-scale mode.			
Bit	Descrip	tion		
31:18	Reserved Project: All	Format:	MBZ	
17:15	HSCALE_INT The integer part of the horizontal scaling factor divided HSCALE_INT = int(src width/dest width)	by the oversampling rate.	Project:	All
14:0	HSCALE_FRAC The fractional part of the horizontal scaling factor divid HSCALE_FRAC = int(((src width/dest width)-HSCALE_		Project:	All

3.4.8 **PF_COEF_INDEX—Panel Fitter Coefficients Index**

Horizontal coefficients are accessed through the index and data registers following the mapping shown below. 17 phase of 7 taps requires 119 coefficients in 60 dwords per set. The letter represents the filter tap (D is the center tap) and the number represents the coefficient set for a phase (0-16).

Horizon	Horizontal Luma/Red Coefficient Mapping			Horizon	tal Chroma/Gre	en/Blue Coeffic	ient Mapping
Index Value	Data Value Coefficient2	Data Value Coefficient1		Index Value	Data Value Coefficient2	Data Value Coefficient1	
00h	B0	A0		3Ch	B0	A0	
01h	D0	C0		3Dh	D0	C0	
02h	F0	E0		3Eh	F0	E0	
03h	A1	G0		3Fh	A1	G0	
04h	C1	B1		40h	C1	B1	
38h	B16	A16		74h	B16	A16	
39h	D16	C16		75h	D16	C16	
3Ah	F16	E16		76h	F16	E16	
3Bh	Reserved	G16		77h	Reserved	G16	

Vertical coefficients are accessed through the index and data registers following the mapping shown below. 17 phase of 5 taps requires 85 coefficients in 43 dwords per set. The letter represents the filter tap (C is the center tap) and the number represents the coefficient set for a phase (0-16).

Vertical	Vertical Luma/Red Coefficient Mapping			Vertical Chroma/Green/Blue Coefficient Mapping			
Index	Data Value	Data Value		Index	Data Value	Data Value	
Value	Coefficient2	Coefficient1		Value	Coefficient2	Coefficient1	
00h	B0	A0		2Bh	B0	A0	
01h	D0	C0		2Ch	D0	C0	
02h	A1	E0		2Dh	A1	E0	
03h	C1	B1		2Eh	C1	B1	
27h	B16	A16		53h	B16	A16	
28h	D16	C16		54h	D16	C16	
2Ah	Reserved	E16		55h	Reserved	E16	

PF_COEF_INDEX						
Register Type:	ΜΜΙΟ					
Project:	All					
Default Value:	0000000h					
Access:	R/W					
Size (in bits):	32					
	rray of panel fitter coefficient data values. See the coefficient n of index to data values for each set of coefficients.	napping				

	1		PF_COEF_INDEX				
Bit			Description				
31:16	Reserved	Project:	All	Format:	MBZ		
15	Index_Au	to_Increment					
	Project:	All					
	Default Va	alue: Ob					
	This field enables the index auto increment.						
	Value	Name	Description			Project	
	0b No Increment		Do not automatically increment the index value.			All	
	1b	Auto Increment	Increment the index value with each read or w register.	vrite to the	data	All	
14:7	Reserved	Project:	All	Format:	MBZ		
6:0	Index_Va	lue					
	Project: All						
	This field indicates the data location to be accessed through the data register. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set. When automatically incrementing, the current automatically calculated index value can be read here. When automatically incrementing, the index will roll over to 0 after reaching the end of the allowed range.						

3.4.9 **PF_COEF_DATA—Panel Fitter Coefficients Data**

		Pane	el Fitter Coefficient Format	
Project:			All	
Bit			Description	
15	Sign			
	Project:	A	11	
	Value	Name	Description	Project
	0b	Positive	Positive	All
	1b	Negative	Negative	All

3:12	Exponent			
	Project:		All	
	The meani	ng of the expor	nent bits varies for center tap or non-center tap coefficients.	
	Value	Name	Description	Project
	00b	2 or 0.125	Center taps: 2 or mantissa is b.bbbbbbbb Non-center taps: 0.125 or mantissa is 0.000bbbbbbb	All
	01b	1	1 or mantissa is 0.bbbbbbb	All
	10b	0.5	0.5 or mantissa is 0.0bbbbbbb	All
	11b	0.25	0.25 or mantissa is 0.00bbbbbbbb	All
	Others	Reserved	Reserved	All
11:3	Mantissa		Project: All	
	Center ta	p coefficients	es based on the filter, but the MSB of the mantissa is always use all 9 bits of mantissa. ents use only the upper 7 bits of mantissa and the lowe	
	Reserved	Project:	All	Format: ME

Create new PF coefficient data register

		PF_COEF_DATA
R	egister Type:	ΜΜΙΟ
	Project:	All
C	Default Value:	0000000h
	Access:	R/W (DWORD access only, no byte access)
5	Size (in bits):	32
		anel fitter. The Panel Fitter Coefficients Index Value indicates the e accessed through this register.
Bit		Description
31:16	Coefficient2 Specifies the value for the	Project: All Format: Panel Fitter Coefficient Format second coefficient stored in this dword.
15:0	Coefficient1	Project: All Format: Panel Fitter Coefficient Format

3.4.10 PIPE_SCANLINE—Pipe Scan Line

Register Type:	ΜΜΙΟ	
Project:	All	
Default Value:	0000000h	
Access:	Read Only	
Size (in bits):	32	

leading edge of HSYNC and can be safely read any time. The value resets to line zero at the first active line of the display. In interlaced display timings, the scan line counter provides the current line in the field. One field can have a total number of lines that is one greater than the other field. Content locked display will adjust the total number of lines displayed.

Bit	Description						
31	Current_	Field					
	Project:		All				
	Default V	alue:	0				
	Provides	read back	of the current field being displayed or	n the display pipe.			
	Value	Name	Description		Project		
	0b	Odd	First field (odd field)		All		
	1b	Even	Second field (even field)		All		
30:13	Reserved	l Pro	ect: All	Format:			
12:0	Line_Co	unter_for_	Display		Project: Al		
	Provides scan line.	read back	of the display pipe vertical line counte	er. This is an indication of the	current display		

4. North Display Engine Pipe and Plane Controls

4.1 Pipe Control

4.1.1 PIPE_SCANLINECOMP—Pipe Scan Line Compare

PIPE_SCANLINECOMP				
Register Type:	ММІО			
Project:	All			
Default Value:	0000000h			
Access:	R/W			
Size (in bits):	32			

result of this comparison is used to generate interrupts and render responses. The value programmed should be desired value – 1, so for line 0, the value programmed is VTOTAL, and for line 1, the value programmed is 0. In interlaced display timings, the scan line is per field. One field can have a total number of lines that is one greater than the other field. Content locked display will adjust the total number of lines displayed.

Bit		Description
31:13	Reserved	Project: All Format: MBZ
12:0	Scan_Line_Num	ber
	Project:	All
	Range	0Vertical Total
	This field specifies	s the scan line number on which to generate scan line interrupt and render response.

4.1.2 **PIPE_CONF—Pipe Configuration**

				PIPE_CONF	
R	egister Type:			ММІО	
	Project:			All	
D	efault Value:			0000000h	
	Access:			B/W	
S	Size (in bits):			32	
Double E	Buffer Update	Point:		Start of vertical blank OR pipe disa	bled
Bit				Description	
31	Pipe_Enab	le			
	Project:	A	AII		
	Default Valu	ue: C)b		
	Octaing and			e, turns on this pipe. Turning the pipe off disable	
	valid values	bnization pulses before this bit i	to the	e display will not be maintained. Pipe timing reg bled.	jisters must contain
	valid values	onization pulses before this bit i Name	to the	e display will not be maintained. Pipe timing reg bled. Description	jisters must contain Project
	valid values Value 0b	bnization pulses before this bit i Name Disable	to the	e display will not be maintained. Pipe timing reg bled. Description Disable	jisters must contain Project All
	valid values	onization pulses before this bit i Name	to the	e display will not be maintained. Pipe timing reg bled. Description	jisters must contain Project
30	valid values Value 0b	nization pulses before this bit i Name Disable Enable	to the	e display will not be maintained. Pipe timing reg bled. Description Disable	pisters must contain Project All
30	valid values Value 0b 1b	nization pulses before this bit i Name Disable Enable	to the	e display will not be maintained. Pipe timing reg bled. Description Disable	pisters must contain Project All
30	valid values Value Ob 1b Pipe_State	nization pulses before this bit i Name Disable Enable	to the	e display will not be maintained. Pipe timing reg bled. Description Disable	jisters must contain Project All
30	Valid values Value Ob 1b Value Value Value Ob 1b Value	Disable Enable Je: C nly bit indicates	a to the senat	e display will not be maintained. Pipe timing reg bled. Description Disable	Project All All e delay between
30	Valid values Value Ob 1b Value Value Value Ob 1b Value	Disable Enable Je: C nly bit indicates	a to the senat	e display will not be maintained. Pipe timing reg bled. Description Disable Enable	Project All All e delay between
30	valid values Value Ob 1b Pipe_State Project: Default Valu This read o disabling the	Disable Enable Le: C nly bit indicates	a to the senat	e display will not be maintained. Pipe timing reg bled. Description Disable Enable Actual state of the pipe. Since there can be som ctually shutting off, this bit indicates the true cur	Project All All e delay between rrent state of the pipe.
30	valid values Value Ob 1b Value Project: Default Valu This read o disabling the Value	nization pulses before this bit i Name Disable Enable Enable (Aue: 00 nly bit indicates e pipe and the p Name	a to the senat	e display will not be maintained. Pipe timing reg bled. Description Disable Enable Actual state of the pipe. Since there can be som ctually shutting off, this bit indicates the true cur Description	Project All All e delay between rrent state of the pipe. Project
30	Valid values Value Ob 1b Value Value Value Value Value Value Ob Value Ob	nization pulses before this bit i Name Disable Enable Enable (A Disable Disabled Disabled	a to the senat	e display will not be maintained. Pipe timing reg bled. Description Disable Enable Actual state of the pipe. Since there can be som ctually shutting off, this bit indicates the true cur Description Pipe is disabled	Project All All e delay between rrent state of the pipe. Project All All All All All All All All All Al

25:24	Pipe Pale	ette_Gamma	Mode		
20.24	Project:	ette_Oannia_	All		
	Default Va	alue.	Ob		
	These bits Registers	s select which for information	mode the pipe gamma correction logic works in. See the Display Pa n on the different palette/gamma modes. Other gamma units such a		
	sprite are	unaffected by	Description	Project	
	00b	8 bit	8-bit Legacy Palette Mode	All	
	01b	10 bt	10-bit Precision Palette Mode	All	
	10b	12 bit	12-bit Interpolated Gamma Mode	All	
	11b	Split	Split Gamma Mode (separate pipe gamma functions before and after pipe CSC)	All	
23:21	Interlaced	_Mode			
	Project:		All		
		s are used for	0b software control of the pipe interlaced mode. Hardware controlled ir	nterlacing	
	These bits can be se Note: VG	s are used for lected in Hard A display mo	software control of the pipe interlaced mode. Hardware controlled in ware_Controlled_Refresh_Rate_Select. des do not work while in interlaced fetch modes	-	
	These bits can be se Note: VG	s are used for lected in Hard A display mo Name	software control of the pipe interlaced mode. Hardware controlled in ware_Controlled_Refresh_Rate_Select. des do not work while in interlaced fetch modes Description	Project	
	These bits can be se Note: VG	s are used for lected in Hard A display mo	software control of the pipe interlaced mode. Hardware controlled in ware_Controlled_Refresh_Rate_Select. des do not work while in interlaced fetch modes	-	
	These bits can be se Note: VG	s are used for lected in Hard A display mo Name	software control of the pipe interlaced mode. Hardware controlled in ware_Controlled_Refresh_Rate_Select. des do not work while in interlaced fetch modes Description Progressive Fetch with Progressive Display (Hardware controlled refresh rate switching can be enabled)	Project	
	These bits can be se Note: VG, Value 000b	s are used for lected in Hard A display mo Name PF-PD	software control of the pipe interlaced mode. Hardware controlled in ware_Controlled_Refresh_Rate_Select. des do not work while in interlaced fetch modes Description Progressive Fetch with Progressive Display	Project	
	These bits can be se Note: VG, Value 000b	s are used for lected in Hard A display mo Name PF-PD	software control of the pipe interlaced mode. Hardware controlled in ware_Controlled_Refresh_Rate_Select. des do not work while in interlaced fetch modes Description Progressive Fetch with Progressive Display (Hardware controlled refresh rate switching can be enabled) Progressive Fetch with Interlaced Display	Project	
	These bits can be se Note: VG Value 000b 001b	s are used for lected in Hard A display mo Name PF-PD PF-ID	software control of the pipe interlaced mode. Hardware controlled in ware_Controlled_Refresh_Rate_Select. des do not work while in interlaced fetch modes Description Progressive Fetch with Progressive Display (Hardware controlled refresh rate switching can be enabled) Progressive Fetch with Interlaced Display Requires 7x5 capable panel fitter to be enabled	Project All All	
20	These bits can be se Note: VG, Value 000b 001b 011b Others	s are used for lected in Hard A display mo Name PF-PD PF-ID IF-ID	software control of the pipe interlaced mode. Hardware controlled in ware_Controlled_Refresh_Rate_Select. des do not work while in interlaced fetch modes Description Progressive Fetch with Progressive Display (Hardware controlled refresh rate switching can be enabled) Progressive Fetch with Interlaced Display Requires 7x5 capable panel fitter to be enabled Interlaced Fetch with Interlaced Display Reserved	Project All All All All	
20	These bits can be se Note: VG, Value 000b 001b 011b Others	s are used for lected in Hard A display mo Name PF-PD PF-ID IF-ID IF-ID Reserved	software control of the pipe interlaced mode. Hardware controlled in ware_Controlled_Refresh_Rate_Select. des do not work while in interlaced fetch modes Description Progressive Fetch with Progressive Display (Hardware controlled refresh rate switching can be enabled) Progressive Fetch with Interlaced Display Requires 7x5 capable panel fitter to be enabled Interlaced Fetch with Interlaced Display Reserved	Project All All All All	
20	These bits can be set Note: VG, Value 000b 001b 011b 011b Others Display_F	A display mo Name PF-PD PF-ID IF-ID IF-ID Reserved Power_Mode	software control of the pipe interlaced mode. Hardware controlled in ware_Controlled_Refresh_Rate_Select. des do not work while in interlaced fetch modes Description Progressive Fetch with Progressive Display (Hardware controlled refresh rate switching can be enabled) Progressive Fetch with Interlaced Display Requires 7x5 capable panel fitter to be enabled Interlaced Fetch with Interlaced Display Reserved 	Project All All All All	
20	These bits can be se Note: VG, Value 000b 001b 011b 011b 0thers Display_F Project: Default Va This bit se	A are used for lected in Hard A display mo Name PF-PD PF-ID IF-ID IF-ID Reserved Power_Mode_ alue: elects the the s	software control of the pipe interlaced mode. Hardware controlled in ware_Controlled_Refresh_Rate_Select. des do not work while in interlaced fetch modes Description Progressive Fetch with Progressive Display (Hardware controlled refresh rate switching can be enabled) Progressive Fetch with Interlaced Display Requires 7x5 capable panel fitter to be enabled Interlaced Fetch with Interlaced Display Reserved 	Project All All All All All Software	
20	These bits can be set Note: VG, Value 000b 001b 011b 011b 0thers Display_F Project: Default Va This bit se controlled Link and c	A display mo A display mo Name PF-PD PF-ID IF-ID IF-ID Reserved Power_Mode Alue: PRRS). Hard Atta M/N 1 val	software control of the pipe interlaced mode. Hardware controlled in ware_Controlled_Refresh_Rate_Select. des do not work while in interlaced fetch modes Description Progressive Fetch with Progressive Display (Hardware controlled refresh rate switching can be enabled) Progressive Fetch with Interlaced Display Requires 7x5 capable panel fitter to be enabled Interlaced Fetch with Interlaced Display Reserved Switch All Ob Software controlled progressive-to-progressive power saving mode (state)	Project All All All All All Software bling this.	
20	These bits can be set Note: VG, Value 000b 001b 011b 011b 0thers Display_F Project: Default Va This bit se controlled Link and c	A display mo A display mo Name PF-PD PF-ID IF-ID IF-ID Reserved Power_Mode Alue: PRRS). Hard Atta M/N 1 val	software control of the pipe interlaced mode. Hardware controlled in ware_Controlled_Refresh_Rate_Select. des do not work while in interlaced fetch modes Description Progressive Fetch with Progressive Display (Hardware controlled refresh rate switching can be enabled) Progressive Fetch with Interlaced Display Requires 7x5 capable panel fitter to be enabled Interlaced Fetch with Interlaced Display Reserved Switch All Ob software controlled progressive-to-progressive power saving mode (so dware_Controlled_Refresh_Rate_Select must be disabled when enabled lues are used for normal settings, M/N 2 values for low power setting	Project All All All All All Software bling this.	
20	These bits can be sel Note: VG, Value 000b 001b 011b 011b 0thers Display_F Project: Default Va This bit se controlled Link and c clock FP0	A are used for lected in Hard A display mo Name PF-PD PF-PD IF-ID IF-ID Reserved Power_Mode alue: elects the the s DRRS). Hard data M/N 1 val values are us	software control of the pipe interlaced mode. Hardware controlled in ware_Controlled_Refresh_Rate_Select. des do not work while in interlaced fetch modes Description Progressive Fetch with Progressive Display (Hardware controlled refresh rate switching can be enabled) Progressive Fetch with Interlaced Display Requires 7x5 capable panel fitter to be enabled Interlaced Fetch with Interlaced Display Reserved Switch All Ob software controlled progressive-to-progressive power saving mode (st dware_Controlled_Refresh_Rate_Select must be disabled when ena- lues are used for normal settings, M/N 2 values for low power settings settings, FP1 values for low power settings.	Project All All All All All All Software Ibling this. Is. Pixel	

			PIPE_CONF	
19:18	MSA_Ti	ming_Dela	ay	
	Project:		All	
	Default \	/alue:	00b	
	Value	Name	Description	Project
	00b	Line1	MSA and sDRRS timing switch occur within the first line of vertical blank	All
	01b	Line2	MSA and sDRRS timing switch occur within the second line of vertical blank	All
	10b	Line3	MSA and sDRRS timing switch occur within the third line of vertical blank	All
	11b	Line4	MSA and sDRRS timing switch occur within the fourth line of vertical blank	All
17:16	Reserve	d Pro	oject: All Format: MBZ	
-				
15:14	Display	Rotation	•	
15:14		Rotation	•	
15:14	Display_ Project: Default \		_Info	
15:14	Project: Default \ These ar	/alue: e informat	_Info All	
15:14	Project: Default \ These ar these for	/alue: e informat	_Info All Ob tive bits set by software to indicate this pipe is being rotated. Software show	
15:14	Project: Default \ These an these for bits.	/alue: re informat both hard	_Info All 0b tive bits set by software to indicate this pipe is being rotated. Software shou lware and software rotation cases. Hardware rotation is <u>not</u> enabled throug	h these
15:14	Project: Default V These ar these for bits. Value	/alue: re informat both hard Name	_Info All Ob tive bits set by software to indicate this pipe is being rotated. Software shou lware and software rotation cases. Hardware rotation is <u>not</u> enabled throug Description	h these Project
15:14	Project: Default \ These ar these for bits. Value 00b	/alue: re informat both hard Name None	_Info All Ob tive bits set by software to indicate this pipe is being rotated. Software shou ware and software rotation cases. Hardware rotation is <u>not</u> enabled throug Description No rotation on this pipe	h these Project All
15:14	Project: Default V These an these for bits. Value 00b 01b	/alue: re informat both hard Name None 90	_Info All Ob tive bits set by software to indicate this pipe is being rotated. Software shou lware and software rotation cases. Hardware rotation is <u>not</u> enabled throug Description No rotation on this pipe 90° rotation on this pipe	h these Project All All
15:14	Project: Default V These ar these for bits. Value 00b 01b 10b 11b	/alue: e informat both hard None 90 180	All Ob tive bits set by software to indicate this pipe is being rotated. Software should ware and software rotation cases. Hardware rotation is <u>not</u> enabled throug Description No rotation on this pipe 90° rotation on this pipe 180° rotation on this pipe 270° rotation on this pipe	h these Project All All All All
	Project: Default V These ar these for bits. Value 00b 01b 10b 11b	/alue: e informat both hard None 90 180 270	All Ob tive bits set by software to indicate this pipe is being rotated. Software should ware and software rotation cases. Hardware rotation is <u>not</u> enabled throug Description No rotation on this pipe 90° rotation on this pipe 180° rotation on this pipe 270° rotation on this pipe	h these Project All All All All
	Project: Default V These an these for bits. Value 00b 01b 10b 11b Color_R	Value: re informat both hard None 90 180 270 ange_Sel	All Ob tive bits set by software to indicate this pipe is being rotated. Software should ware and software rotation cases. Hardware rotation is <u>not</u> enabled throug Description No rotation on this pipe 90° rotation on this pipe 180° rotation on this pipe 270° rotation on this pipe	h these Project All All All All
	Project: Default \ These an these for bits. Value 00b 01b 10b 10b 11b Color_R Project: Default \ This bit is	/alue: re informat both hard None 90 180 270 ange_Sel /alue: s used to s	All Ob tive bits set by software to indicate this pipe is being rotated. Software shou ware and software rotation cases. Hardware rotation is <u>not</u> enabled throug Description No rotation on this pipe 90° rotation on this pipe 180° rotation on this pipe 270° rotation on this pipe All	h these Project All All All All All All
	Project: Default \ These an these for bits. Value 00b 01b 10b 10b 11b Color_R Project: Default \ This bit is	/alue: re informat both hard None 90 180 270 ange_Sel /alue: s used to s	All Ob tive bits set by software to indicate this pipe is being rotated. Software should ware and software rotation cases. Hardware rotation is <u>not</u> enabled throug Description No rotation on this pipe 90° rotation on this pipe 180° rotation on this pipe 270° rotation on this pipe ect All Ob select the color range of outputs. When CE color range is selected the pipe	h these Project All All All All All All
	Project: Default \ These an these for bits. Value 00b 01b 10b 10b 11b Color_R Project: Default \ This bit is will be co	/alue: re informat both hard None 90 180 270 ange_Sel /alue: s used to s	All Ob tive bits set by software to indicate this pipe is being rotated. Software should ware and software rotation cases. Hardware rotation is <u>not</u> enabled throug Description No rotation on this pipe 90° rotation on this pipe 180° rotation on this pipe 270° rotation on this pipe ect All Ob select the color range of outputs. When CE color range is selected the pipe and offset to the CE range.	h these Project All All All All All output

			PIPE_CONF			
12:11	Pipe_out	tput_color_s	space_select			
	Project: All					
	Default Value: 0b					
		ne ports of th what is seled	e pipe output color space. Plane data formats and ted here.	d CSC need to be programmed		
	Value	Name	Description	Project		
	00b	RGB	RGB	All		
	01b	YUV 601	YUV 601	All		
	10b	YUV 709	YUV 709	All		
	11b	Reserved	Reserved	All		
-	Project:	Color_Rang	e_Limit All			
-	Project: Default V This bit is for 10bit of clamped	alue: s used to limi components, to fit within th		side of the range will be		
-	Project: Default V This bit is for 10bit of clamped	alue: s used to limi components, to fit within th	All Ob t the color range of the port outputs from 1 to 254 or 16 to 4079 for 12-bit components. Values out he range. There is no need to set the equivalent b	side of the range will be		
-	Project: Default V This bit is for 10bit clamped transcode	alue: s used to limi components, to fit within th er configurati	All Ob t the color range of the port outputs from 1 to 254 or 16 to 4079 for 12-bit components. Values out he range. There is no need to set the equivalent b on register if the bit is set in this register.	side of the range will be it in the south display		
-	Project: Default V This bit is for 10bit clamped transcode	alue: s used to limi components, to fit within th er configurati	All Ob t the color range of the port outputs from 1 to 254 to or 16 to 4079 for 12-bit components. Values out the range. There is no need to set the equivalent b on register if the bit is set in this register. Description	side of the range will be it in the south display Project		
9	Project: Default V This bit is for 10bit of clamped transcode Value Ob	alue: s used to limi components, to fit within ther configuration Name Full Limit	All Ob t the color range of the port outputs from 1 to 254 to or 16 to 4079 for 12-bit components. Values out- he range. There is no need to set the equivalent b on register if the bit is set in this register. Description Do not limit the range Limit range	side of the range will be it in the south display Project All		
9	Project: Default V This bit is for 10bit clamped transcode Value 0b 1b	alue: s used to limi components, to fit within ther configurati Name Full Limit d Proje	All Ob t the color range of the port outputs from 1 to 254 to or 16 to 4079 for 12-bit components. Values out- he range. There is no need to set the equivalent b on register if the bit is set in this register. Description Do not limit the range Limit range	side of the range will be it in the south display Project All All		
ů.	Project: Default V This bit is for 10bit of clamped transcode Value 0b 1b Reserved	alue: s used to limi components, to fit within ther configurati Name Full Limit d Proje	All Ob t the color range of the port outputs from 1 to 254 to or 16 to 4079 for 12-bit components. Values out- he range. There is no need to set the equivalent b on register if the bit is set in this register. Description Do not limit the range Limit range	side of the range will be it in the south display		
ů.	Project: Default V This bit is for 10bit clamped transcode Value 0b 1b Reserved BFI_enal	alue: s used to limi components, to fit within the configurati Name Full Limit d Proje ble	All Ob t the color range of the port outputs from 1 to 254 to or 16 to 4079 for 12-bit components. Values outs he range. There is no need to set the equivalent b on register if the bit is set in this register. Description Do not limit the range Limit range ct: All	side of the range will be it in the south display		
ů.	Project: Default V This bit is for 10bit of clamped transcode Value 0b 1b BFI_enal Project: Default V	alue: s used to limi components, to fit within ther configuration Name Full Limit Limit d Proje ble alue: nables black	All Ob t the color range of the port outputs from 1 to 254 to or 16 to 4079 for 12-bit components. Values outs he range. There is no need to set the equivalent b on register if the bit is set in this register. Description Do not limit the range Limit range ct: All All	side of the range will be it in the south display		
ů.	Project: Default V This bit is for 10bit of clamped transcode Value 0b 1b BFI_enal Project: Default V This bit e	alue: s used to limi components, to fit within ther configuration Name Full Limit Limit d Proje ble alue: nables black	All Ob t the color range of the port outputs from 1 to 254 to or 16 to 4079 for 12-bit components. Values outs the range. There is no need to set the equivalent bo on register if the bit is set in this register. Description Do not limit the range Limit range ct: All All Ob	side of the range will be it in the south display		
ů.	Project: Default V This bit is for 10bit of clamped transcode Value 0b 1b Reserved BFI_enal Project: Default V This bit e port are e	alue: s used to limi components, to fit within ther configurati Name Full Limit Limit d Proje ble alue: nables black enabled.	All Ob t the color range of the port outputs from 1 to 254 to or 16 to 4079 for 12-bit components. Values outs he range. There is no need to set the equivalent bo on register if the bit is set in this register. Description Do not limit the range Limit range ct: All All Ob frame insertion on this pipe. This bit should not b	side of the range will be it in the south display		

			PIPE_CONF	
7:5	Bits_Per	Color		
	Project:		All	
	Default V	alue:	0b	
	This field enable di buffer.	selects the thering if sel	number of bits per color output on ports connected to this pipe. Softwar ecting a pixel color depth higher or lower than the pixel color depth of th	e should e frame
	Value	Name	Description	Project
	000b	8 bpc	8 bits per color	All
	001b	10 bpc	10 bits per color	All
	010b	6 bpc	6 bits per color	All
	011b	12 bpc	12 bits per color	All
	Others	Reserved	Reserved	All
	Project: Default Va This bit er	alue: nables dithe	0b ring	
	Value	Name	Description	Project
	0b	Disable	Dithering disabled	All
	1b	Enable	Dithering enabled	All
3:2	Dithering Project: Default Va These bit		All Ob ering type.	
	Value	Name	Description	Project
	00b	Spatial	Spatial	All
	01b	ST1	Spatio-Temporal 1	All
		ST2	Spatio-Temporal 2 (test mode)	All
	10b	312		
	10b 11b	Temporal	Temporal only (test mode)	All

4.1.3 PIPE_CLFR_CTL—Pipe CLFR Control

			PIPE_CLFR_CTL			
Re	egister Type	:	MMIO			
	Project:		All			
D	efault Value	:	000000FFh R/W			
	Access:					
3	ize (in bits):		32			
Bit	Description					
31	Pipe_Con	tent_Locked_FR_Er	able			
	Project: All					
	Default Value: 0b					
	Setting this bit to the value of one enables content locked frame rate on this pipe.					
	Value	Name	Description	Project		
	0b	Disable	Disable	All		
	1b	Enable	Enable	All		
30:29	Flip_Sour					
	Project: Default Va	All lue: 00b				
			to which the frame rate is locked.			
	Value	Name	Description	Project		
	00b	Disable	Disable State	All		
	01b	Primary	Lock to primary on this pipe	All		
	10b	Sprite	Lock to sprite on this pipe			
	11b	Reserved	Reserved			
		•	•	· .		

				CLFR_C1				
28:26	Thresho	Id	A.II.					
	Project: Default V	/oluo:	All 000b					
	The difference in flip line number between consecutive flip requests must be less than the threshold							
			in the frame rate calculation.					
	Value	Name	Description					Project
	000b	16	16 lines					All
	001b 32 32 lines				All			
	010b 48 48 lines				All			
	011b 64 64 lines					All		
	100	80	80 lines					
	101	96	96 lines					
	110	112	112 lines					
	111	Disable	Disable threshold che	cking				
25:23	-	_Weighting			Project:		Format:	
			hting factor to be includ	ed in the runn				n.
22:20	-	ent_Weigh	-	of \/total_in	Project:		Format:	
		0 1	to be used in correction					
19:14	Vtotal_Tolerance_High_Limit Project: All Format:							
	This setting indicate the number of blank lines that may be added to the display frame to achieve content locked frame rate. Software must program these bits to stay within the acceptable tolerance of the display rate desired.							
	Equation:							
	-		oixel clk high limit * Vt	-				
	Vtotal to	lerance hig	h limit = High Vtotal li	mit - Vtotal (p	orogramme	ed)		
13:8		olerance_L			Project:		Format:	
	This setting indicate the number of blank lines that may be subtracted from the display frame to achieve content locked frame rate. Software must program these bits to stay within the acceptable tolerance of the display rate desired.							
	Equation:							
		-	oixel clk low limit * Vto	-				
	Vtotal to	lerance lov	/ limit = Vtotal (progra	mmed) - Low	Vtotal limi	it		
7:0		Dut_of_Ran	-		Project:		Format:	
	These bits indicate the number of frames with a flip request out of range tolerated before the averaging function is reset. Please note that the counter is reset each time a frame counter value is sent to the averaging function. When programmed to 0xFF the averaging reset is disabled							

4.1.4 **PIPE_FRMCNT—Pipe Frame Count**

	PIPE_FRMCNT
Register 1	ype: MMIO
Projec	t: All
Default Va	alue: 00000000h
Acces	Read Only
Size (in b	its): 32
Bit	Description
31:0	Pipe_Frame_Counter Project: All Format:
	Provides read back of the display pipe frame counter. This counter increments on every start of vertical blank and rolls over back to 0 after (2^32)-1 frames.

4.1.5 **PIPE_FLIPCNT—Pipe Flip Count**

	PIPE_FLIPCNT
Register	Туре: ММІО
Proje	All
Default V	Value: 00000000h
Acces	ss: Read Only
Size (in	bits): 32
Bit	Description
31:0	Pipe_Flip_Counter Project: All Format:
	Provides read back of the display pipe flip counter. This counter increments on each flip of the surface of the primary plane on this pipe. This includes command streamer asynchronous and synchronous flips and MMIO writes to the primary plane surface address. It rolls over back to 0 after (2^32)-1 flips.

4.1.6 **PIPE_FRMTMSTMP—Pipe Frame Time Stamp**

	PIPE_FRMTMSTMP
Register 7	Type: MMIO
Projec	t: All
Default V	alue: 00000000h
Acces	s: R/W
Size (in b	its): 32
Bit	Description
31:0	Pipe_Frame_Time_Stamp Project: All Format:
	Provides read back of the display pipe frame time stamp. The time stamp value is sampled at every start of vertical blank. The TIMESTAMP_CTR register has information on the time stamp value.

4.1.7 **PIPE_FLIPTMSTMP—Pipe Flip Time Stamp**

	PIPE_FLIPTMSTMP
Register ⁻	Туре: ММІО
Projec	All
Default V	alue: 00000000h
Acces	s: R/W
Size (in b	bits): 32
Bit	Description
31:0	Pipe_Flip_Time_Stamp Project: All Format:
	Provides read back of the display pipe flip time stamp. The time stamp value is sampled on each flip of the surface of the primary plane on this pipe. This includes command streamer asynchronous and synchronous flips and MMIO writes to the primary plane surface address. The TIMESTAMP_CTR register has information on the time stamp value.

4.2 Cursor Plane

The CUR_CTL and CUR_FBC_CTL active registers will be updated on the vertical blank or when pipe is disabled, after the CUR_BASE or CUR_POPUPBASE register is written, or when cursor is not yet enabled – thus providing an atomic update of those registers together with the CUR_BASE or CUR_POPUPBASE register.

4.2.1 CUR_CTL—Cursor Control

CUR_CTL				
Register Type:	ММІО			
Project:	All			
Default Value:	0000000h			
Access:	R/W			
Size (in bits):	32			
Double Buffer Update Point:	Start of vertical blank or pipe disabled or cursor disabled, after armed			
Double Buffer Armed By:	Write to CUR_BASE or CUR_POPUPBASE			

	<u> </u>			CUR_CTL				
Bit				Description				
31:28	Reserved	l Pro	ject: All	Fo	ormat:			
27	Popup_C	Popup_Cursor_Enabled						
	Project: All							
	Default Value: 0b							
	Popup cursor may only be enabled on a pipe on which VGA is enabled. When in popup mode, hardware interprets the cursor base address as a <u>physical</u> address instead of a graphics address. Only 2bpp cursor data formats are allowed with VGA popup.							
	Value Name			Description	Project			
	0b Hi-Res		6	Cursor is hi-res All				
	1b	VGA		Cursor is VGA popup	All			
26	Gamma_l	Enable						
	Project:		All					
	Default Va	Default Value: 0b						
	This bit er data will a	nables pipe Ilways byp	e gamma co bass gamma.	rrection for the cursor pixel data. In VGA pop	o-up operation, th	e cursor		
	Value	Name	ne Description			Project		
	0b	Disable	Cursor pix	Cursor pixel data bypasses pipe gamma correction		All		
	1b	Enable	Cursor pix	Cursor pixel data passes through pipe gamma correction				
25	Reserved	l Pro	ject: All	Fo	ormat:			
24	Pipe_CS0	C_Enable						
	Project: All							
	Default Va		0b					
	This bit enables pipe color space conversion for the cursor pixel data.							
	I his bit er			•				
	Value	Name	Descripti			Projec		
			-		n	Projec		
	Value	Name	Cursor pi	on				
23:16	Value Ob	Name Disable Enable	Cursor pi	on kel data bypasses pipe color space conversio kel data passes through pipe color space con		All		
23:16	Value Ob 1b	Name Disable Enable Pro	Cursor pix	on kel data bypasses pipe color space conversio kel data passes through pipe color space con	version	All		
	Value Ob 1b 1b Reserved 180_Rota Project:	Name Disable Enable Pro	Cursor pix Cursor pix ject: All All	on kel data bypasses pipe color space conversio kel data passes through pipe color space con	version	All		
	Value Ob 1b Neserved 180_Rota Project: Default Va	Name Disable Enable Pro ation	Cursor pix Cursor pix ject: All All Ob	on kel data bypasses pipe color space conversio kel data passes through pipe color space con Fo	version rmat:	All		
	Value 0b 1b 1b Reserved 180_Rota Project: Default Va This mode	Name Disable Enable I Pro Ition alue: e causes t	Cursor pix Cursor pix ject: All All Ob he cursor im	on kel data bypasses pipe color space conversio kel data passes through pipe color space con Fo Fo age to be rotated 180°. In addition to setting	version rmat: this bit, software	All		
	Value 0b 1b Reserved 180_Rota Project: Default Va This mode also adjus	Name Disable Enable I Pro ation alue: e causes t tthe curse	Cursor pix Cursor pix ject: All All Ob he cursor im- or position to	on kel data bypasses pipe color space conversio kel data passes through pipe color space con Fo	version rmat: this bit, software	All All must		
	Value 0b 1b Reserved 180_Rota Project: Default Va This mode also adjus Only 32 bi	Name Disable Enable I Pro ation alue: e causes t tthe curse	Cursor pix Cursor pix ject: All All Ob he cursor im- or position to	on kel data bypasses pipe color space conversion kel data passes through pipe color space con For age to be rotated 180°. In addition to setting match the physical orientation of the display n be rotated. This field must be zero when the	version rmat: this bit, software	All All must		
	Value 0b 1b Reserved 180_Rota Project: Default Va This mode also adjus Only 32 bi per pixel.	Name Disable Enable I Pro Ition alue: e causes t st the curso its per pixe	Cursor pix Cursor pix ject: All All Ob he cursor im- or position to el cursors ca	on kel data bypasses pipe color space conversion kel data passes through pipe color space con For age to be rotated 180°. In addition to setting match the physical orientation of the display n be rotated. This field must be zero when the	version rmat: this bit, software	All All Must s 2 bits		

14		Feed_Enabl					
	Project:	(- l	All				
	Default V	alue:	Ob				
	Value	Name	Description	Project			
	0b	Enable	Trickle Feed Enabled - Data requests are sent whenever there is space in the Display Data Buffer				
	1b	Disable	Trickle Feed Disabled - Data requests are sent in bursts	All			
3:12	Reserve	d Proje	ect: All Format:				
11:10	Force_A	lpha_Plane	_Select				
	Project: All						
	Default Value: 00b						
		selects which pha_Value f	ch planes the cursor alpha value will be forced for. It is used together the ield.	e the			
	Value	Name	Description	Project			
	00b	Disable	Disable alpha forcing	All			
	01b	Sprite	Enable alpha forcing where cursor overlaps sprite pixels	All			
	10b	Primary	Enable alpha forcing where cursor overlaps primary pixels	All			
	11b	11b Both Enable alpha forcing where cursor overlaps either sprite or primary pixels.		All			
9:8	Force A	lpha_Value					
	Project:	• -	All				
	Default V	alue:	00b				
		when cursor	behavior of cursor when alpha blending onto certain plane pixels. It do is not using an alpha source format. It is used together with the	es			
		pha_Plane_	Select field.				
		pha_Plane_ Name	Select field. Description	Project			
	Force_Al	- 		Project All			
	Force_Al	Name	Description				
	Force_Al	Name Disable	Description Cursor pixels alpha blend normally over any plane Cursor pixels with alpha >= 50% are made fully opaque where they overlap the selected plane(s). Cursor pixels with alpha < 50% are	All			

5	Cursor_M	/lode_Se	lect_5	
	Project:		All	
	Default V	alue:	Ob	
	This bit to below.	ogether w	vith bits 2:0 select the mode for cursor as shown in the cursor mode select table	е
	Bit 5	Bits 2:0	Mode	
	0	000	Cursor is disabled	
	0	001	Reserved	
	0	010	128 x 128 32bpp AND/INVERT See description off 64 x 64 32bpp AND/INVERT format	
	0	011	256 x 256 32bpp AND/INVERT See description off 64 x 64 32bpp AND/INVERT format	
	0	100	64 x 64 2bpp Indexed 3-color and transparency mode	
	0	101	64 x 64 2bpp Indexed AND/XOR 2-plane mode	
	0	110	64 x 64 2bpp Indexed 4-color mode	
	0	111	 64 x 64 32bpp AND/INVERT Least significant three bytes provides cursor RGB 888 color information Most Significant Byte: All Ones: Opaque, show the cursor color All Zeros: Transparent (color must also equal zero) Other: Invert the underlying display pixel data (ignore the color) 	
	1	000	Reserved	
	1	001	Reserved	
	1	010	128 x 128 32bpp ARGB (8:8:8:8 MSB-A:R:G:B)	
	1	011	256 x 256 32bpp ARGB (8:8:8:8 MSB-A:R:G:B)	
	1	100	64 x 64 32bpp AND/XOR Least significant three bytes provides cursor RGB 888 color information Most Significant Byte: All Ones: Opaque, show the cursor color All Zeros: Transparent (color must also equal zero) Other: XOR the cursor color with the underlying display pixel data	
	1	101	128 x 128 32bpp AND/XOR See description off 64 x 64 32bpp AND/XOR format	
	1	110	256 x 256 32bpp AND/XOR See description off 64 x 64 32bpp AND/XOR format	
	1	111	64 x 64 32bpp ARGB (8:8:8:8 MSB-A:R:G:B)	
	Note: 32	opp form	nats are not allowed with VGA popup	1
	Note: IN cursor is blending	/ERT, XC YUV or , INVER1	vertical size can be overriden by the size reduction mode DR, and alpha blends may not look as expected when the plane underlyin extended range RGB. Out of range RGB values will be clamped prior to a I, or XOR with cursor. It is recommended to use Force_Alpha when curso nto an plane of a different color space or extended gamut	alpha
A:3	2810-RIV		roject: All Format:	
-05-02		JFKJ	elect_2_0	

4.2.2 CUR_BASE—Cursor Base Address

			CUR_BASE			
R	egister Type	e:	ММІО			
	Project:		AII			
D	efault Value):	0000000h			
	Access:		R/W 32			
s	ize (in bits)	:				
	Buffer Upda		Start of vertical blank or pipe disabled			
This regist used inste	er is only u ad and this	sed when curso	egisters for this pipe r is in the hi-res mode. In VGA popup mode CUR_POPUF ot be written. This register specifies the graphics memory d.			
Bit			Description			
31:12	Cursor_Base_31_12 Project: All Address: GraphicsAddress[31:12] This field specifies bits 31:12 of the graphics address of the base of the cursor for hi-res mode. The cursor surface address must be 4K byte aligned. The cursor must be in linear memory, it cannot be tiled. When performing 180° rotation, this address does not need to change, hardware will internally offset to start from the last pixel of the last line of the cursor.					
11:3	Reserved	Project:	All Format:			
	Decryptic	on_Request	П			
2		quests decryption		ne		
2	Default Va This bit re	alue: 0 quests decryption	to be enabled for this plane. This request will be qualified with th	Project		
2	Default Va This bit re separate o	alue: 0 quests decryption decryption allow m	to be enabled for this plane. This request will be qualified with the sage in order to create the decryption enable.			
2	Default Va This bit re separate o	alue: 0l quests decryption decryption allow m	to be enabled for this plane. This request will be qualified with the sage in order to create the decryption enable.	Project		

4.2.3 CUR_POS—Cursor Position

		CUR_PC)S		
R	egister Type:		ΜΜΙΟ		
	Project:		All		
D	efault Value:		0000000h		
	Access:		R/W		
s	Size (in bits):		32		
Double E	Buffer Update Point:	Start of	vertical blank or pipe disabled		
can includ The origin When perf	e the VGA border. of the cursor position is forming 180° rotation, the	always the upper left cor e cursor image is rotated	ely contained within the VGA s mer of the display pipe source by hardware, but the position apparent position on a physic	image area is not, so it	a. must
Bit		Desc	ription		
31	Y_Position_Sign		-	Project:	All
	This specifies the sign of	of the vertical position of the	cursor upper left corner.		
30:28	Reserved Project:	All	Format:	MBZ	
27:16	Y_Position_Magnitude				
21.10	I_I OSITIOII_Magrittade	7		Project:	All

This specifies the sign of the horizontal position of the cursor upper left corner.

This specifies the magnitude of the horizontal position of the cursor upper left corner in pixels.

All

X_Position_Sign

X_Position_Magnitude

Project:

Reserved

15

14:12

11:0

Project:

MBZ

Project:

Format:

All

All

4.2.4 CUR_POPUPBASE—Cursor Popup Base Address

		CUR_POPUPBASE
Re	egister Type:	ΜΜΙΟ
	Project:	AII
De	efault Value:	0000000h
	Access:	B/W
		32
3	size (in bits):	32
Double B	Buffer Update Point:	Start of vertical blank or pipe disabled
	d this register <u>must not be wr</u> image data is located.	itten. This register specifies the physical memory address at which Description
31:12	Cursor_Popup_Base_31_12	
	Project: All	
	-	alAddress[31:12]
	This field specifies bits 31:12	of the physical address of the base of the cursor for VGA popup mode.
		ust be 4K byte aligned. The cursor must be in linear memory, it cannot
11:7	Reserved Project: A	II Format:
6:0	Cursor_Popup_Base_38_32	
	Project: All	
	Address: Physic	alAddress[38:32]
	This field specifies bits 38:32 See restrictions in Cursor VG/	of the <u>physical</u> address of the base of the cursor for VGA popup mode. A Popup Base Address field.

4.2.5 CUR_PAL—Cursor Palette

			Curs	or Palette Format
Projec	:t:			All
Bit				Description
31:24	Reserved	Project:	All	Format: MBZ

		Cursor Palette Fo	ormat		
23:16	Palette_Red	Project:	All	Format:	
	These registers specify the gamma correction logic or p			na corrected and by	pass the pipe
15:8	Palette_Green	Project:	All	Format:	
7:0	Palette_Blue	Project:	All	Format:	

	CUR_PAL
Register Type:	ММІО
Project:	All
Default Value:	0000000h
Access:	R/W
Size (in bits):	4x32
Double Buffer Update Point:	Start of vertical blank or pipe disabled

The cursor palette provides color information when using the indexed modes. The two-bit index selects one of the four colors or two of the colors when in the AND/XOR cursor mode.

The table below describes the palette usage for different cursor modes and indexes.

Index Value	2 color mode	3 color mode	4 color mode
00	Palette 0	Palette 0	Palette 0
01	Palette 1	Palette 1	Palette 1
10	Transparent	Transparent	Palette 2
11	Invert destination	Palette 3	Palette 3

DWord	Bit				Description	
0	31:0	CUR_PAL0	Project:	All	Format:	Cursor Palette Format
1	31:0	CUR_PAL1	Project:	All	Format:	Cursor Palette Format
2	31:0	CUR_PAL2	Project:	All	Format:	Cursor Palette Format
3	31:0	CUR_PAL3	Project:	All	Format:	Cursor Palette Format

4.2.6 CUR_FBC_CTL—Cursor FBC Control

			CUR_FBC_CTL				
R	egister Type		MMIO				
	Project:		All				
D	efault Value:		0000000h				
	Access:		R/W				
s	Size (in bits):		32				
	Buffer Update	e Point: S	art of vertical blank or pipe disabled or	cursor disabled after armed			
Double	Buffer Arme	ed By:	Write to CUR_BASE or CUR	C_POPUPBASE			
Bit			Description				
31	Size_Redu	ction_Enable					
	Project:	AI	All				
	Default Val	ue: Ot)				
	reduced nu The reduce	mber of lines, the d scan lines valu	uction logic. The cursor engine will fetch a in go transparent for the rest of the frame. e must be programmed when cursor size re allowed with VGA popup, 2bpp cursor form	eduction is enabled.			
	Value	Name	Description	Project			
	0b	Disable	Disable cursor size reduction	All			
	1b	Enable	Enable cursor size reduction	All			
30:8	Reserved	Project:	All	Format:			
7:0	Reduced_	Scan_Lines					
	Project:	All					
	Default Val	ue: 00h					
	is enabled.	The value progra	scan lines of cursor data to fetch and disp ammed is the size minus one. The minimu can not be greater than the normal size wh	im size is 8 lines, programmed			

4.2.7 PLANE_SURFLIVE—Plane Live Base Address

	PLANE_SURFLIVE
Register ⁻	Type: MMIO
Projec	t: All
Default V	alue: 00000000h
Acces	s: Read Only
Size (in b	its): 32
Bit	Description
31:0	Live_Surface_Base_Address Project: All Format:
	This gives the live value of the surface base address as being currently used for the plane.

4.3 Primary Plane

Many of the plane control active registers will be updated on the vertical blank or when pipe is disabled, after the surface base address register is written, or when the plane is not yet enabled – thus providing an atomic update of those registers together with the surface base address register.

4.3.1 PRI_CTL—Primary Control

			PRI_CTL	
R	egister Typ	e:	ММІО	
	Project:		All	
D	Default Value:		0000000h	
Access: Size (in bits):			R/W	
):	32	
Double Buffer Update Point:		ate Point:	Start of vertical blank or pipe disabled or primary disabled,	after armed
Double	Buffer Arn	ned By:	Write to PRI_SURF	
Bit			Description	
31	Primary_	Plane_Ena	able Project: All Format	: Enable
	memory f	etches cea	the primary plane will generate pixels for display. When set to zero, p se and plane output is transparent. When in Self Refresh Big FIFO m will be internally buffered and delayed while Big FIFO mode is exiting.	node, a write
30	Gamma	Enable		
	Project:		All	
	Default V	/alue:	0b	
		nables pipe e set to a or	gamma correction for the plane pixel data. For 8-bit indexed display ne.	data, this bit
		Name	Description	Project
	Value	Name		
	Value 0b	Disable	Plane pixel data bypasses pipe gamma correction	All

				PRI_CTL					
29:26	Source_I	Pixel_Form	nat						
	Project: All								
	Default Value: 0b								
	This field selects the source pixel format for the primary plane.								
		-	ormat will use th						
		lues are ign		ource format is converted to the pipe pixel format.					
	Value	Name		Description	Project				
	0010b	8-bit Ind	exed	8-bit Indexed	All				
	0101b	101b 16-bit BGRX 5:6:5		16-bit BGRX (5:6:5 MSB-R:G:B)	All				
	0110b	0110b 32-bit BGRX 8:8:8		32-bit BGRX (8:8:8:8 MSB-X:R:G:B)	All				
	1000b 32-bit R		GBX 10:10:10	32-bit RGBX (2:10:10:10 MSB-X:B:G:R)	All				
	1001b	32-bit XI 10:10:10	R_BIAS RGBX	32-bit Extended Range Bias RGBX (2:10:10:10 MSB- X:B:G:R)	All				
	1010b 32-bit BC		GRX 10:10:10	32-bit BGRX (2:10:10:10 MSB-X:R:G:B)	All				
	1100b	b 64-bit RGBX FP		64-bit RGBX Floating Point(16:16:16:16 MSB-X:B:G:R)	All				
	1110b	1110b 32-bit RGBX 8:8:8		32-bit RGBX (8:8:8:8 MSB-X:B:G:R)	All				
	Others Reserved		ed	Reserved	All				
25	Reserved Project: All			Format:					
24	Pipe_CS	C_Enable							
	Project:		All						
	Default V	Default Value: 0b							
	This bit enables pipe color space conversion for the plane pixel data.								
	Value	Name	Description		Project				
	0b	Disable	Plane pixel dat	a bypasses the pipe color space conversion	All				
	1b	Enable	Plane pixel dat	a passes through the pipe color space conversion	All				
23:16	Reserved	d Proje	ect: All	Format:					
15	180_Disp	olay_Rotati	ion						
	Project:		All						
	Default V	alue:	0b						
	set the su	Irface addre		to be rotated 180°. In addition to setting this bit, software ry or tiled offset registers depending on tiled surface selec nage.					
	Value	Name	Description		Project				
	0b	None	No rotation		All				

14	Trickle_I	Feed_Enab	ble					
	Project:		All					
	Default V	alue:	0b					
	Value	Name	Description	Project				
	0b	Enable	Trickle Feed Enabled - Plane data requests are sent whenever ther is space in the Display Data Buffer.	e All				
	1b	Disable	Trickle Feed Disabled - Plane data requests are sent in bursts	All				
13:11	Reserved	d Proje	ect: All Format:					
10	Tiled_Su	rface						
	Project: All							
	Default Value: 0b							
		This bit indicates that the surface data is in tiled memory. The tile pitch is specified in bytes in the plane stride register. Only X tiling is supported.						
	When thi	When this bit is set, it affects the interpretation of the offset and surface address registers.						
	This bit n flip.	nay be upda	ated through MMIO writes or through a command streamer initiated sy	nchronous				
	Value	Name	Description Project	:t				
	0b	b Linear Plane uses linear memory All						
		X-Tiled Planes uses X-Tiled memory All						
	1b	X-Tiled	Planes uses X-Tiled memory All					
9			Planes uses X-Tiled memory All odate_Enable					
9								
9	Async_A	ddress_U	odate_Enable					
9	Async_A Project: Default V This bit w asynchro vertical b lines are	address_Up alue: vill enable a nous flips). lank is read displayed.	pdate_Enable All	when start of				
9	Async_A Project: Default V This bit w asynchro vertical b lines are Restricti	alue: vill enable a nous flips). lank is read displayed. ons:	pdate_Enable All Ob asynchronous updates of the plane surface address when written by M The surface address will change with the next plane TLB request or ched. Updates during vertical blank may not complete until after the fi	when start of rst few active				
9	Async_A Project: Default V This bit w asynchro vertical b lines are Restricti • N	alue: vill enable a nous flips). lank is reac displayed. ons: o command	pdate_Enable All Ob synchronous updates of the plane surface address when written by M The surface address will change with the next plane TLB request or ched. Updates during vertical blank may not complete until after the fi	when start of rst few active				
9	Async_A Project: Default V This bit w asynchro vertical b lines are Restricti • N • W	alue: vill enable a nous flips). lank is read displayed. ons: o command /ait for flip d	pdate_Enable All Ob ssynchronous updates of the plane surface address when written by N The surface address will change with the next plane TLB request or ched. Updates during vertical blank may not complete until after the fi d streamer initiated flips to this plane are allowed when this bit is enab lone indication before writing the surface address register again.	when start of rst few active				
9	Async_A Project: Default V This bit w asynchro vertical b lines are Restricti • N • W	alue: vill enable a nous flips). lank is read displayed. ons: o command /ait for flip d	pdate_Enable All Ob synchronous updates of the plane surface address when written by M The surface address will change with the next plane TLB request or ched. Updates during vertical blank may not complete until after the fi	when start of rst few active				
9	Async_A Project: Default V This bit w asynchro vertical b lines are Restricti • N • W • O	alue: vill enable a nous flips). lank is read displayed. ons: o command /ait for flip d nly the plar	pdate_Enable All Ob ssynchronous updates of the plane surface address when written by N The surface address will change with the next plane TLB request or ched. Updates during vertical blank may not complete until after the fi d streamer initiated flips to this plane are allowed when this bit is enab lone indication before writing the surface address register again. ne surface address register can be changed asynchronously	when start of rst few active led.				

Format	Ignored	Red	Green	Blue
16-bit BGRX 5:6:5	N/A	15:11	10:5	4:0
32-bit BGRX 8:8:8	31:24	23:16	15:8	7:0
32-bit RGBX 10:10:10	31:30	9:0	19:10	29:20
32-bit BGRX 10:10:10	31:30	29:20	19:10	9:0
64-bit RGBX Float 16:16:16 Each component is 1:5:10 MSb- sign:exponent:fraction	63:48	15:0	31:16	47:32
32-bit RGBX 8:8:8	31:24	7:0	15:8	23:16
32-bit XR_BIAS RGBX 10:10:10	31:30	9:0	19:10	29:20

Plane Source Pixel Format Mapping of Bits to Colors:

4.3.2 PRI_LINOFF—Primary Linear Offset

		PRI_LINOFF
R	egister Type:	MMIO
	Project:	All
D	Default Value:	0000000h
	Access:	R/W
5	Size (in bits):	32
Double I	Buffer Update Point:	Start of vertical blank or pipe disabled
Bit		Description
31:0	Linear_Offset	Project: All Format:
	surface address to get the add aligned for RGB formats. Whe between the last pixel of the la	ning for the plane surface in linear memory. This value is added to the dress of the first pixel to be displayed. This offset must be at least pixel en performing 180° rotation, the unpanned offset must be the difference ast line of the display data in its unrotated orientation and the display urface is tiled, the tiled offset is programmed and the contents of this

4.3.3 PRI_STRIDE—Primary Stride

			PRI_STRIDE
R	egister Type:		ММІО
	Project:		AII
D	efault Value:		0000000h
	Access:		R/W
s	ize (in bits):		32
Double E	Buffer Update Point:	Start of v	vertical blank or pipe disabled or primary disabled, after armed
Double	Buffer Armed By:		Write to PRI_SURF
Bit			Description
31:16	Reserved Project	t: All	Format:
15:6	Stride	Project:	All Format:
	the plane. When using memory, this must be a	linear memo at least 512 b	rtes. This value is used to determine the line to line increment for ory, this must be at least 64 byte aligned. When using tiled byte aligned. This register may be updated through MMIO writes or ted synchronous flip. The stride is limited to a maximum of 32K
5:0	Reserved Project	t: All	Format:

4.3.4 PRI_SURF—Primary Surface Base Address

	PRI_SURF
Register Type:	MMIO
Project:	All
Default Value:	0000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank, pipe disabled, or next plane line request if asynchronous flip

			PRI_SURF	
Bit			Description	
31:12	Surface_	Base_Address		
	Project:	All		
	Address:	Graph	icsAddress[31:12]	
	aperture b aligned. M must be 2	base and is mapped When performing as 256KB aligned. This	face base address. It represents an offset from t to physical pages through the global GTT. It must ynchronous flips and the display surface is in tiled register may be updated through MMIO writes or s or asynchronous flip.	st be at least 4KB d memory, this address
11:3	Reserved	I Project: A	All Forr	nat:
2	Decrypti	on_Request		
	Project:	All		
	Default Va	alue: 0b		
	separate change of	decryption allow me	b be enabled for this plane. This request will be q ssage in order to create the decryption enable. T date, but once set with a synchronous update, the dates.	his bit is only allowed to
	Value	Name	Description	Project
	0b	Not requested	Decryption not requested	All
	1b	Requested	Decryption requested	All

4.3.5 PRI_TILEOFF—Primary Tiled Offset

	PRI_TILEOFF	
Register Type:	ΜΜΙΟ	
Project:	All	
Default Value:	0000000h	
Access:	R/W	
Size (in bits):	32	
Double Buffer Update Point:	Start of vertical blank or pipe disabled	

This register specifies the panning for the plane surface in tiled memory. When the surface is in linear memory, the linear offset is programmed and the contents of this register are ignored. When the surface is tiled, the start position is specified in this register as a (x, y) offset from the beginning of the surface. When performing 180° rotation, the unpanned offset must be programmed to the last pixel of the last line of the display data.


			PRI_	_TILEOFF
Bit				Description
31:28	Reserved	Project:	All	Format: MBZ
27:16	Start_Y_Pos The vertical of		of the beginning	Project: All Format: of the active display plane relative to the display surface.
15:12	Reserved	Project:	All	Format: MBZ
11:0	Start_X_Pos The horizonta surface.		els of the begin	Project: All Format: ning of the active display plane relative to the display

4.4 Sprite Plane

Many of the plane control active registers will be updated on the vertical blank or when pipe is disabled, after the surface base address register is written, or when the plane is not yet enabled – thus providing an atomic update of those registers together with the surface base address register.

Data flow through the sprite plane (Steps 2-6 may be enabled or disabled by programming control bits):

- 1. Unpack data into pixels
- 2. Scale
- 3. Source Key
- 4. YUV Range Correction (can only be used by YUV source pixel formats)
- 5. YUV to RGB Color Space Conversion (can only be used by YUV source pixel formats)
- 6. Sprite Gamma Correction
- 7. Conversion to pipe data format



4.4.1 SPR_CTL—Sprite Control

			SPR_CTL		
R	egister Typ	e:	MMIO		
	Project:		All		
C	efault Value	e:	0000000h		
	Access:		R/W		
ç	Size (in bits)	۱-	32		
			Start of vertical blank or pipe disabled or sprite disa	ablad after	cormod
	Buffer Upda			ableu, altei	anneu
Double	Buffer Arn	ned By:	Write to SPR_SURF		
Bit			Description		
31	memory f	s bit is set, t etches ceas	Project: All Format: Enable the sprite plane will generate pixels for display. When set to z se and plane output is transparent. When in Self Refresh Big vill be internally buffered and delayed while Big FIFO mode is	FIFO mode	olane e, a write
30	Pipe_Ga	mma_Enab	le		
	Project:		All		
	Default V		Ob		
	This bit e	nables pipe	gamma correction for the sprite pixel data.		
	Value	Name	Description		Project
	Ob	Disable	Plane pixel data bypasses pipe gamma correction		All
	1b	Enable	Plane pixel data passes through pipe gamma correctopm		All
29	Reserved	d Proje	ect: All Format	: MBZ	
28	YUV_Rar	nge_Correc	ction_Disable		
	Project:		All		
	Default V		Ob		
	used to ea bit +16 to range to f	xpand the c +235 range full range.	es the YUV range correction logic inside the sprite. The rang compressed range YUV to full range YUV. The Y channel is e e to full range. The U and V channels are expanded from the Extended range values will be preserved after the expansion. e pixel formats since they automatically bypass range correcti	expanded fro 8 bit -112 to This bit ha	om the 8 o +112
	Value	Name	Description	Project	
	0b	Enable	Range correction enabled	All	
	1b	Disable	No range correction	All	
	1				

				SPR_CTL	
27:25	Source_F	Pixel_Form	at		
	Project:		All		
	Default Va	alue:	0b		
			=	nat for the sprite plane.	
		•		arce format is converted to the pipe pixel format.	
		ues are igno	ored. · is programmed :	separately	
		•	is not programm		
		•		rately, except RGB XR_BIAS byte order is not program	mable.
	Value	Name		Description	Project
	000b	YUV 16-	bit 4:2:2	YUV 16-bit 4:2:2 packed	All
	001b	RGB 32-	bit 2:10:10:10	RGB 32-bit 2:10:10:10	All
	010b	RGB 32-	bit 8:8:8:8	RGB 32-bit 8:8:8:8	All
	011b	RGB 64-	bit 16:16:16:16	RGB 64-bit 16:16:16:16 Floating Point	All
	100b	YUV 32-	bit 4:4:4	YUV 32-bit 4:4:4 packed (8:8:8:8 MSB-X:Y:U:V)	All
	101b	RGB 32- 10:10:10	bit XR_BIAS	RGB 32-bit Extended Range Bias RGBX (2:10:10:10 MSB-X:B:G:R)	All
	Others	Reserve	d	Reserved	All
24	Pipe_CS0	C_Enable			
	Project:				
	r Tojeci.		All		
	Default Va		0b		
	Default Va This bit er	nables pipe	0b	version for the plane pixel data. This is separate from t e.	he color
	Default Va This bit er	nables pipe	0b color space conv		he color Project
	Default Va This bit er conversio	nables pipe n logic with	0b color space com in the sprite plan Description		11
	Default Va This bit er conversio Value	nables pipe n logic with Name	0b color space com in the sprite plan Description Plane pixel data	e.	Project
23	Default Va This bit er conversio Value 0b	nables pipe n logic with Name Disable Enable	0b color space com in the sprite plan Description Plane pixel data Plane pixel data	e. a bypasses the pipe color space conversion	Project All
	Default Va This bit er conversio Value 0b 1b Reserved	nables pipe n logic with Name Disable Enable	Ob e color space convint the sprite plan Description Plane pixel data Plane pixel data ect: All	e. a bypasses the pipe color space conversion a passes through the pipe color space conversion	Project All
23 22	Default Va This bit en conversio Value 0b 1b Reserved Sprite_Sc	nables pipe n logic with Name Disable Enable	Ob e color space convint the sprite plan Description Plane pixel data Plane pixel data ect: All	e. a bypasses the pipe color space conversion a passes through the pipe color space conversion	Project All
	Default Va This bit er conversio Value 0b 1b Reserved	nables pipe n logic with Name Disable Enable I Proje	0b color space contain the sprite plan Description Plane pixel data Plane pixel data ect: All _Enable	e. a bypasses the pipe color space conversion a passes through the pipe color space conversion	Project All
	Default Va This bit en conversion Value 0b 1b 1b Reserved Sprite_So Project: Default Va This bit en	nables pipe n logic with Name Disable Enable I Proje Durce_Key alue:	0b color space convint the sprite plan Description Plane pixel data Plane pixel data ect: All Ob Ob ccolor space converted by the sprite plan Plane pixel data ect: All Ob rce color keying.	e. a bypasses the pipe color space conversion a passes through the pipe color space conversion	Project All All
	Default Va This bit en conversion Value 0b 1b 1b Reserved Sprite_So Project: Default Va This bit en	nables pipe n logic with Name Disable Enable I Proje Durce_Key alue:	0b color space convint the sprite plan Description Plane pixel data Plane pixel data ect: All Ob Ob ccolor space converted by the sprite plan Plane pixel data ect: All Ob rce color keying.	e. a bypasses the pipe color space conversion a passes through the pipe color space conversion Format: MBZ Sprite pixel values that match (within range) the key wi	Project All All
	Default Va This bit en conversio Value 0b 1b Reserved Sprite_So Project: Default Va This bit en transpare	hables pipe n logic with Name Disable Enable Enable Proje Durce_Key alue: nables sour	0b color space com in the sprite plan Plane pixel data Plane pixel data ect: All _Enable All 0b rce color keying. key can not be e	e. a bypasses the pipe color space conversion a passes through the pipe color space conversion Format: MBZ Sprite pixel values that match (within range) the key wi enabled if destination key is enabled. Project	Project All All
	Default Va This bit et conversion Value 0b 1b Reserved Sprite_So Project: Default Va This bit et transpare	nables pipe n logic with Name Disable Enable Proje ource_Key alue: nables sour nt. Source Name	0b color space com- in the sprite plan Description Plane pixel data Plane pixel data ect: All Enable All 0b rce color keying. key can not be e	e. a bypasses the pipe color space conversion a passes through the pipe color space conversion Format: MBZ Sprite pixel values that match (within range) the key wi mabled if destination key is enabled. Project ey is disabled All	Project All All

20	RGB_Co	lor_Order			
	Project:		All		
	Default V	alue:	Ob		
	This field 10:10:10	l is used to . For other	select the color order when using RGB data forma formats, this field is ignored.	ats, except RGB 32-bit	XR_BIAS
	Value	Name	Description	Project	
	0b	BGRX	BGRX (MSB-X:R:G:B)	All	
	1b	RGBX	RGBX (MSB-X:B:G:R)	All	
19	Sprite_Y	UV_to_RG	B_CSC_Dis		
	Project:		All		
	Default V	alue:	Ob		
			sprite internal YUV to RGB color space conversio s the sprite internal color space conversion.	n. RGB source pixel fo	ormats
	Value	Name	Description		Projec
	0b	Enable	YUV pixel data goes through the sprite color col	nversion	All
					/ WI
18	1b Sprite_Y Project: Default V		YUV pixel data bypasses the sprite color conver B_CSC_Format All Ob		All
18	Sprite_Y Project: Default V This bit s	UV_to_RG	B_CSC_Format	rsion	All
18	Sprite_Y Project: Default V This bit s	UV_to_RG	B_CSC_Format All 0b e source YUV format for the sprite internal YUV to	rsion	All
18	Sprite_Y Project: Default V This bit s operation	UV_to_RG alue: specifies the n. This field	B_CSC_Format All 0b e source YUV format for the sprite internal YUV to I is ignored when source data is RGB.	rsion RGB color space conv	All
18	Sprite_Y Project: Default V This bit s operation	UV_to_RG alue: pecifies the h. This field Name	B_CSC_Format All Ob e source YUV format for the sprite internal YUV to d is ignored when source data is RGB. Description	RGB color space conv	All
	Sprite_Y Project: Default V This bit s operation Value Ob 1b	UV_to_RG alue: pecifies the This field Name BT.601 BT.709	B_CSC_Format All 0b e source YUV format for the sprite internal YUV to d is ignored when source data is RGB. Description ITU-R Recommendation BT.601 ITU-R Recommendation BT.709	rsion RGB color space conv Project All	All
	Sprite_Y Project: Default V This bit s operation Value Ob 1b	UV_to_RG alue: pecifies the . This field Name BT.601	B_CSC_Format All 0b e source YUV format for the sprite internal YUV to d is ignored when source data is RGB. Description ITU-R Recommendation BT.601 ITU-R Recommendation BT.709	rsion RGB color space conv Project All	All
	Sprite_Y Project: Default V This bit s operation Value Ob 1b	UV_to_RG alue: pecifies the This field Name BT.601 BT.709 2_Byte_Ord	B_CSC_Format All Ob e source YUV format for the sprite internal YUV to d is ignored when source data is RGB. Description ITU-R Recommendation BT.601 ITU-R Recommendation BT.709	rsion RGB color space conv Project All	All
	Sprite_Y Project: Default V This bit s operation Value Ob 1b YUV_422 Project: Default V	UV_to_RG alue: pecifies the This field Name BT.601 BT.709 C_Byte_Ord alue: I is used to	B_CSC_Format All Ob e source YUV format for the sprite internal YUV to d is ignored when source data is RGB. Description ITU-R Recommendation BT.601 ITU-R Recommendation BT.709	RGB color space conv Project All All	All
	Sprite_Y Project: Default V This bit s operation Value Ob 1b YUV_422 Project: Default V This field	UV_to_RG alue: pecifies the This field Name BT.601 BT.709 C_Byte_Ord alue: I is used to	B_CSC_Format All Ob e source YUV format for the sprite internal YUV to d is ignored when source data is RGB. Description ITU-R Recommendation BT.601 ITU-R Recommendation BT.709 der All Ob	RGB color space conv Project All All	All
	Sprite_Y Project: Default V This bit s operation Value Ob 1b YUV_422 Project: Default V This field field is ig	UV_to_RG alue: pecifies the This field BT.601 BT.709 C_Byte_Ord alue: I is used to nored.	B_CSC_Format All Ob e source YUV format for the sprite internal YUV to i is ignored when source data is RGB. Description ITU-R Recommendation BT.601 ITU-R Recommendation BT.709 der All Ob select the byte order when using YUV 4:2:2 data f	rsion RGB color space conv Project All All Tormats. For other form	All
	Sprite_Y Project: Default V This bit s operation Value 0b 1b YUV_422 Project: Default V This field field is ig Value	UV_to_RG alue: pecifies the This field Name BT.601 BT.709 C_Byte_Ord alue: I is used to nored. Name	B_CSC_Format All Ob e source YUV format for the sprite internal YUV to d is ignored when source data is RGB. Description ITU-R Recommendation BT.601 ITU-R Recommendation BT.709 der All Ob select the byte order when using YUV 4:2:2 data f Description	rsion RGB color space conv Project All All Grmats. For other form Project	All
7:16	Sprite_Y Project: Default V This bit s operation Value 0b 1b YUV_422 Project: Default V This field field is ig Value 00b	UV_to_RG alue: pecifies the This field BT.601 BT.709 2_Byte_Ord alue: I is used to nored. Name YUYV	B_CSC_Format All Ob e source YUV format for the sprite internal YUV to d is ignored when source data is RGB. Description ITU-R Recommendation BT.601 ITU-R Recommendation BT.709 der All Ob select the byte order when using YUV 4:2:2 data f Description YUYV (8:8:8:8 MSB-V:Y ₂ :U:Y ₁)	rsion RGB color space conv Project All All Formats. For other form Project All All All All All All All All All Al	All

15			SPR_CTL		
15	180_Disp	olay_Rotat	on		
	Project:		All		
	Default V	alue:	Ob		
	also set t the lower	he surface right corne	ne plane image to be rotated 180°. In addition to setting this be address offset (linear or tiled offset registers depending on tile er of the unrotated surface image and adjust the plane position of the display.	ed surface s	select) to
	Value	Name	Description	Project	
	0b	None	No rotation	All	
	1b	180	180° rotation	All	
14	Trickle_F	eed_Enab	le		
	Project:		All		
	Default V	alue:	Ob		-
	Value	Name	Description		Project
	0b	Enable	Trickle Feed Enabled - Data requests are sent whenever th space in the Display Data Buffer	ere is	All
	1b	Disable	Trickle Feed Disabled - Data requests are sent in bursts.		All
	Project: Default V This bit c		All Ob te internal gamma correction.		
		Name	Description		1
	Value	Nume			Project
	1b	Disable	Disable sprite internal gamma correction		Project All
			Disable sprite internal gamma correction Enable sprite internal gamma correction		-
12:11	1b	Disable Enable	Enable sprite internal gamma correction		All
12:11 10	1b 0b	Disable Enable Proj	Enable sprite internal gamma correction	:	All
	1b 0b Reserved	Disable Enable Proj	Enable sprite internal gamma correction	 :	All
	1b 0b Reserved Tiled_Su	Disable Enable d Proj rface	Enable sprite internal gamma correction ect: All Format	:	All
	1b 0b Reserved Tiled_Su Project: Default V This bit ir plane stription	Disable Enable d Proj rface alue: ndicates that de register	Enable sprite internal gamma correction ect: All Format All Ob at the surface data is in tiled memory. The tile pitch is specifie . Only X tiling is supported.	d in bytes i	AII
	1b 0b Reserved Tiled_Su Project: Default V This bit ir plane stri When thi	Disable Enable d Proj rface alue: ndicates that de register s bit is set,	Enable sprite internal gamma correction ect: All Format All Ob at the surface data is in tiled memory. The tile pitch is specifie	ed in bytes i egisters.	All All
	1b 0b Reserved Tiled_Su Project: Default V This bit ir plane stri When thi This bit n	Disable Enable d Proj rface alue: ndicates that de register s bit is set,	Enable sprite internal gamma correction ect: All Format All Ob at the surface data is in tiled memory. The tile pitch is specifie . Only X tiling is supported. it affects the interpretation of the offset and surface address re-	ed in bytes i egisters.	All All
	1b0bReservedTiled_SuProject:Default VThis bit irplane striWhen thiThis bit nflip.	Disable Enable Proj rface alue: ndicates that de register s bit is set, nay be upda	Enable sprite internal gamma correction ect: All Format All Ob at the surface data is in tiled memory. The tile pitch is specifie . Only X tiling is supported. it affects the interpretation of the offset and surface address mated through MMIO writes or through a command streamer init	ed in bytes i egisters. itiated sync	All All
	1b0bReservedTiled_SuProject:Default VThis bit irplane striWhen thiThis bit nflip.Value	Disable Enable d Proj rface alue: ndicates that de register s bit is set, nay be upda	Enable sprite internal gamma correction ect: All Format All Ob at the surface data is in tiled memory. The tile pitch is specifie Only X tiling is supported. it affects the interpretation of the offset and surface address materiated through MMIO writes or through a command streamer init Description	ed in bytes i egisters. tiated sync Project	All All

2	Sprite_D	estination_	_Кеу	
	Project:		All	
	Default V	alue:	Ob	
	primary p	olane pixel r	destination key function. When blending toget natches the key value, then the sprite pixel is on Key can not be enabled if source key is enabled if source key is enabled.	output, otherwise the primary pixe
	primary p	olane pixel r	matches the key value, then the sprite pixel is a	output, otherwise the primary pixe
	primary p output.	blane pixel r Destination	natches the key value, then the sprite pixel is a Key can not be enabled if source key is enable	output, otherwise the primary pixe

Sprite Source Pixel Format Mapping of Bits to Colors: Note: For RGB formats, see the primary plane source pixel format mapping table

SPRITE YUV 4:2:2	Y1	U	Y2	V
YUV 4:2:2 YUYV	7:0	15:8	23:16	31:24
YUV 4:2:2 UYVY	15:8	7:0	31:24	23:16
YUV 4:2:2 YVYU	7:0	31:24	23:16	15:8
YUV 4:2:2 VYUY	15:8	23:16	31:24	7:0
SPRITE YUV 4:4:4	Ignored	Y	U	v
YUV 32-bit 4:4:4	31:24	23:16	15:8	7:0

4.4.2 SPR_LINOFF—Sprite Linear Offset

	SPR_LINOFF						
R	egister Type:			ММІО			
	Project:			All			
C	efault Value:		0000000h				
	Access:		R/W				
	Size (in bits):		32				
Double	Buffer Update Point:		S	start of vertical blank or pipe disabled			
Bit				Description			
31:0	Linear_Offset	Project:	All	Format:			
	This register specifies the panning for the plane surface in linear memory. This value is added to the surface address to get the address of the first pixel to be displayed. This offset must be at least pixel aligned for RGB or YUV 4:4:4 formats and even pixel aligned for YUV 4:2:2 formats. When performing 180° rotation, the unpanned offset must be the difference between the last pixel of the last line of the display data in its unrotated orientation and the display surface address. When the surface is tiled, the tiled offset is programmed and the contents of this register are ignored.						

4.4.3 SPR_STRIDE—Sprite Stride

	SPR_STRIDE					
Re	egister Type:		ММІО			
	Project:		All			
De	efault Value:		00000000h			
	Access:		R/W			
Si	ize (in bits):		32			
Double B	uffer Update Point:	Start of vertical blank or pipe disabled or sprite disabled, after arme				
Double	Buffer Armed By:	Write to SPR_SURF				
Bit		Description				
31:15	Reserved Project:	All	Format:			

	SPR_STRIDE						
14:6	Stride	F	Project:	All	Format:		
	the plane. W memory, this through a co	/hen using line must be at lea mmand stream	ar memor ast 512 by ner initiate	ry, this r te aligr d syncl	s value is used to determine the line to line increment for must be at least 64 byte aligned. When using tiled ned. This register may be updated through MMIO writes or pronous flip. The stride is limited to a maximum of 16K bytes when sprite scaling is enabled.		
5:0	Reserved	Project:	All		Format:		

4.4.4 SPR_POS—Sprite Position

SPR_POS								
Register Type: MMIO								
	Project:					AII		
D	efault Value:				0000	0000h		
	Access:				F	R/W		
s	ize (in bits):					32		
Double B	uffer Update F	uffer Update Point: Start of vertical blank or pipe disabled or sprite disabled, after arme				ed, after armed		
Double	Buffer Armed	By:	Write to SPR_SURF					
The sprite sprite size The origin When perf	of the sprite p orming 180° re	oletely cont osition is a otation, the	ained with Iways the sprite im	nin the p upper le age is re	ipe source area. eft corner of the o stated by hardwa	display pipe so re, but the pos	ource i sition i	= sprite position + mage area. s not, so it must be y rotated display
Bit					Description			
31:28	Reserved	Project:	All			Form	nat:	MBZ
27:16	Y_Position This specifies	the vertical	Project: position o	All f the sprit	Format: te upper left corne	r in lines.		
15:12	Reserved	Project:	All			Form	nat:	MBZ
11:0	X_Position This specifies	the horizon	Project: tal positior	All n of the s	Format: prite upper left cor	ner in pixels.		

4.4.5 SPR_SIZE—Sprite Size

SPR_SIZE								
Re	Register Type:			ΜΜΙΟ				
	Project:					All		
De	efault Value:					0000000	n	
	Access:					R/W		
s	ize (in bits):					32		
Double Buffer Update Point: Start			of vert	ical blank or p	ipe disabled o	or sprite disabl	led, after armed	
Double	Double Buffer Armed By:			Write to SPR_SURF				
area. Pipe	er specifies th source size = must be at lea	>= sprite pos	sition ·	+ sprite	e size	e completely	contained wit	hin the pipe source
Bit					Descrip	tion		
31:28	Reserved	Project:	All				Format:	MBZ
27:16	Height This specifies		oject: f the s	All prite in	Format: lines. The valu	e in the registe	er is the height r	minus one.
15:12	Reserved	Project:	All				Format:	MBZ
11:0	This should b	s the width of be less than c	or equa	I to the	stride in pixels		er is the width r e pixel format is	

4.4.6 SPR_SURF—Sprite Surface Base Address

			SPR_SURF				
R	egister Typ	e:	ММЮ				
	Project:		All				
D	efault Value	e:	0000000h				
	Access:		R/W				
S	Size (in bits)):	32				
	Suffer Upda		Start of vertical blank or pipe disabl	ed			
			his register arm sprite registers for this pipe				
	i	Writes to t					
Bit			Description				
31:12	Surface_	Base_Address					
	Project:	All					
	Address: Graphicsdress[31:12]						
	aperture l	base and is mappe This register may b	Irface base address. It represents an offset from the g d to physical pages through the global GTT. It must b e updated through MMIO writes or through a comman	e at least 4KB			
11:3	Reserved	Project:	All Format:				
2	Decrypti	on_Request					
	Project:	AI					
	Default V	alue: Ot					
	This bit requests decryption to be enabled for this plane. This request will be qualified with the separate decryption allow message in order to create the decryption enable.						
	Value	Name	Description	Project			
	0b	Not requested	Decryption not requested	All			
	1b	Requested	Decryption requested	All			

4.4.7 SPR_TILEOFF—Sprite Tiled Offset

SPR_TILEOFF							
Re	egister Type:			MMIO			
	Project:			All			
De	efault Value:			00000000h			
	Access:			R/W			
Si	ize (in bits):			32			
Double Buffer Update Point:				Start of vertical blank or	pipe disal	bled	
memory, th tiled, the st When perfo the display	This register specifies the panning for the plane surface in tiled memory. When the surface is in linear memory, the linear offset is programmed and the contents of this register are ignored. When the surface is tiled, the start position is specified in this register as a (x, y) offset from the beginning of the surface. When performing 180° rotation, the unpanned offset must be programmed to the last pixel of the last line of the display data. This offset must be even pixel aligned for YUV 4:2:2 formats.						nen the surface is e surface.
Bit				Description			
31:28	Reserved	Project:	All		Forma	at:	MBZ
27:16	Start_Y_Pos The vertical o		of the begir	ning of the active display plane	Project: relative to t	All the dis	Format: splay surface.
15:12	Reserved	Project:	All		Forma	at:	MBZ
11:0	Start_X_Pos The horizonta surface.		els of the b	eginning of the active display pla	Project: ane relative	All to the	Format: e display

4.4.8 SPR_KEYVAL—Sprite Key Color Value

		SPR_KEYVAL					
Re	gister Type:	MMIO					
	Project:	All					
De	efault Value:	0000000h					
	Access:	R/W					
Si	ze (in bits):	32					
Double B	uffer Update Point:	Start of vertical blank or pipe disabled					
sprite mato For source together wi For destina RGB mask	For source key when sprite source is YUV, this register specifies the source key YUV minimum color value to be used together with the YUV maximum color value and the color channel enable bits to determine if the sprite matches the source key color range. For source key when sprite source is RGB, this register specifies the source key RGB color value to be used together with the color channel enable bits to determine if the sprite matches the source key color. For destination key, this register specifies the destination key RGB color value to be used together with the RGB mask bits to determine if the primary matches the destination key color. A key match can only occur for positive pixel values in the 0 to 1 range. Extended range pixel values will not						
Bit		Description					
31:24	Reserved Project: All	Format:	MBZ				
23:16	V_R_Min_Dest_Key_Value	Project: All	Format:				
		alue for the sprite V channel source key, the compare he compare value for the primary Red channel desti					
15:8	Y_G_Min_Dest_Key_Value	Project: All	Format:				
		alue for the sprite Y channel source key, the compare r the compare value for the primary Green channel of					
7:0	U_B_Min_Dest_Key_Value	Project: All	Format:				
		alue for the sprite U channel source key, the compar- the compare value for the primary Blue channel dest					

4.4.9 SPR_KEYMSK—Sprite Key Mask

SPR_KEYMSK				
Register Type:	ΜΜΙΟ			
Project:	All			
Default Value:	0000000h			
Access:	R/W			
Size (in bits):	32			
Double Buffer Update Point:	Start of vertical blank or pipe disabled			

For source key, this register specifies which channels to perform key color checking on.

For destination key, this register specifies the key mask to be used with the color value bits to determine if the primary plane pixels match the key. A zero bit in the mask indicates that the corresponding bit match failure should be ignored when determining if the pixel matches.

Note that source key and destination key are mutually exclusive modes of operation, they can not be used simultaneously. For the function that is not enabled, the associated bits in this register should be programmed to zeroes.

Bit	Description			
31:27	Reserved Project: All	Forma	at:	MBZ
26	V_R_Source_Key_Channel_Enable Enables the V/Red channel for source key color comparison.	Project:	All	Format:
25	Y_G_Source_Key_Channel_Enable Enables the Y/Green channel for source key color comparison.	Project:	All	Format:
24	U_B_Source_Key_Channel_Enable Enables the U/Blue channel for source key color comparison.	Project:	All	Format:
23:16	R_Dest_Key_Mask_Value Specifies the destination color key mask for the Red channel	Project:	All	Format:
15:8	G_Dest_Key_Mask_Value Specifies the destination color key mask for the Green channel	Project:	All	Format:
7:0	B_Dest_Key_Mask_Value Specifies the destination color key mask for the Blue channel	Project:	All	Format:

4.4.10 SPR_KEYMAX—Sprite Key Color Max

SPR_KEYMAX							
Re	egister Type:	MMIO					
	Project:	AII					
De	efault Value:	0000000h					
	Access:	R/W					
S	ize (in bits):	32					
Double B	uffer Update Point:	Start of vertical blank or pipe disabled					
to be used	key when sprite source is YUV, this regi together with the YUV minimum color va thes the source key color range.						
Bit		Description					
31:24	Reserved Project: All	Format:	MBZ				
23:16	V_Source_Key_Max_Value Specifies the color key maximum value for t	- 1	All Format:				
15:8	Y_Source_Key_Max_Value Specifies the color key maximum value for		All Format:				
7:0	U_Source_Key_Max_Value Specifies the color key maximum value for t	- 1	All Format:				

4.4.11 SPR_SCALE—Sprite Scaler Control

SPR_SCALE					
Register Type: MMIO					
Project:	All				
Default Value:	0000000h				
Access:	R/W				
Size (in bits):	32				
Double Buffer Update Point:	Start of vertical blank or pipe disabled or sprite disabled, after armed				
Double Buffer Armed By:	Write to SPR_SURF				

SPR_SCALE

This register controls the sprite scaling. When scaling is enabled, the SPR_SIZE register gives the destination (output to pipe) size of the sprite and this register gives the source (input to sprite) size of the sprite, then the source size will be scaled up or down to the destination size.

Sprite scaling should not be enabled with the RGB XR_BIAS 10:10:10 format, RGB 64-bit format, or any YUV format containing extended range data.

Source and destination sizes must be 3x3 (3x6 when interlacing) or greater when scaling is enabled.

Upscaling of any amount is allowed.

Downscaling up to 16X (source/destination) is allowed. Downscaling greater than 2X will involve decimation. Downscaling increases memory bandwidth requirements.

Horizontal downscaling limits the maximum pixel rate allowed as percent of cdclk.

Rules to calculate the allowed pixel rate with scaling:

Start with maximum pixel rate 80% of cdclk.

Subtract 10% per horizontal decimation step (decimation steps at 2x, 4x, 8x, and 16x downscale).

Subtract 10% more if sprite is using the RGB or YUV 4:4:4 data format.

Then divide that by horizontal downscale amount within each decimation step.

The result is the maximum allowed pixel rate as percent of cdclk frequency.

Panel fitting down scaling may further reduce the maximum pixel rate.

Example of pixel rate reduction with scaling:

Scale factor	Decimation amount	YUV 4:2:2 pixel rate %	RGB or YUV 4:4:4 pixel rate %	Comment
1	1	80	70	No scaling
1.5	1	53	46	
1.99	1	40	35	Max downscale before decimation starts
2	2	70	60	
3	2	46	40	
3.99	2	35	30	
4	4	60	50	
6	4	40	33	
7.99	4	30	25	
8	8	50	40	
12	8	33	26	
15.99	8	25	20	Worst case pixel rate
16	16	40	30	Max downscaling allowed

			SPR_SCALE			
Bit	Description					
31	Scaling_Enable Project: All Format: Enable Enables the scaling function. Source width can be no more than 4k bytes. For best picture quality, disable when scaling is not required. When in Self Refresh Big FIFO mode, scaling enable will be masked off while Big FIFO mode is exiting. Scaling should not be left enabled when sprite is disabled.					
30:29	Filter_Co	ontrol				
	Project:		All			
	Default V	alue:	Ob			
	Filter sele	ection				
	Value	Name	Description	Project		
	00b	Medium	Medium Filtering	All		
	01b	Enhancing	g Edge Enhancing Filtering	All		
	10b	Softening	Edge Softening Filtering	All		
	11b	Reserved	Reserved	All		
28	Project:	fset	All			
-	Project: Default V	alue: e vertical off	All 0b fset of the filtered data. Software is responsible for updating this to mate	ch the		
-	Project: Default V Select the	alue: e vertical off	Ob	ch the Project		
-	Project: Default Va Select the surface da	alue: e vertical off ata.	0b fset of the filtered data. Software is responsible for updating this to mate			
-	Project: Default V Select the surface d	alue: e vertical off ata. Name	0b fset of the filtered data. Software is responsible for updating this to mate Description	Project		
27	Project: Default V: Select the surface d: Value 0b 1b Field_En Project: Default V:	alue: • vertical off ata. Name 0 0.5 able alue:	Ob fset of the filtered data. Software is responsible for updating this to mate Description Vertical initial phase of 0	Project		
	Project: Default V: Select the surface d: Value 0b 1b Field_En Project: Default V:	alue: • vertical off ata. Name 0 0.5 able alue:	Ob fset of the filtered data. Software is responsible for updating this to mate Description Vertical initial phase of 0 Vertical initial phase of 0.5	Project		
	Project: Default V: Select the surface di Value 0b 1b Field_En Project: Default V: Enable ac	alue: e vertical off ata. Name 0 0.5 able alue: djustment of	Ob fset of the filtered data. Software is responsible for updating this to mate Description Vertical initial phase of 0 Vertical initial phase of 0.5 All Ob f the vertical offset of the filtered data.	Project All All		
	Project: Default V: Select the surface d: 0b 1b Field_En Project: Default V: Enable ac	alue: e vertical off ata. Name 0 0.5 able alue: djustment of Name	Ob fset of the filtered data. Software is responsible for updating this to mate Description Vertical initial phase of 0 Vertical initial phase of 0.5 All Ob f the vertical offset of the filtered data. Description	Project All All Project		
	Project: Default V: Select the surface d: 0b 1b Field_En Project: Default V: Enable ac Value 0b 1b 1b Source_V The horiz is 3. The 4k bytes,	alue: e vertical off ata. Name 0 0.5 able alue: djustment of Name Disable Enable Width ontal size o value progr	Ob fset of the filtered data. Software is responsible for updating this to mate Description Vertical initial phase of 0 Vertical initial phase of 0.5 All Ob f the vertical offset of the filtered data. Description Off (Vertical initial phase is 1/2 the scale factor)	Project All All Project All All All S; minimum more than		

SPR_SCALE						
10:0	Source_Height Project: All Format:					
	The vertical size of the source image to be scaled in lines. If the source is a field, this is the number of lines in the field. Max number of lines is 2048; minimum is 3 (6 when interlacing). The value programmed is one less than the number of lines.					
	The height must be even when sprite scaling is enabled and the pipe has set planes to interlaced fetch. That means the programmed value must be odd.					

4.4.12 SPR_GAMC—Sprite Gamma Correction

SPR_GAMC REFERENCE POINT FORMAT					
Projec	ct: All				
Bit	Description				
	SPR_GAMC				
Register	Type: MMIO				
Projec	et: All				
Default V	alue: 00000000h; 04010040h; 08020080h; 0C0300C0h; 10040100h; 14050140h; 18060180h; 1C0701C0h; 20080200h; 24090240h; 280A0280h; 2C0B02C0h; 300C0300h; 340D0340h; 380E0380h; 3C0F03C0h;				
Acces	R/W				
Size (in b	bits): 16x32				
	isters are used to determine the characteristics of the gamma correction for the sprite pixel data ng. Additional gamma correction can be done in the display pipe gamma if desired.				
equally alo	na correction curve is represented by specifying a set of gamma entry reference points spaced ong the curve for values between -1 and 1. For extended values there is an extended gamma ence point at the maximum alowed input value.				
All input va	alues are clamped to the -3.0 to 3.0 range before the gamma calculation.				
between tv stored in S	values greater than or equal to 0 and less than 1.0, the input value is used to linearly interpolate wo adjacent points of the first 17 gamma entries to create the result value. The first 16 entries are SPR_GAMC with 10 bits per color in a 0.10 format with 0 integer and 10 fractional. The 17th entry in the SPR_GAMC16 register with 11 bits per color in a 1.10 format with 1 integer and 10 fractional				
For input values greater than or equal to 1.0 and less than or equal to 3.0, the input value is used to linearly nterpolate between the 17th and 18th gamma entries to create the result value. The 18th entry is stored in the SPR_GAMC17 register with 12 bits per color in a 2.10 format with 2 integer and 10 fractional bits.					
For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.					
To program the gamma correction entries, calculate the desired gamma curve for inputs from 0 to 3.0. The curve must be flat or increasing, never decreasing. For inputs of 0 to 1.0, multiply the input value by 16 to ind the gamma entry number, then store the desired gamma result in that entry. For inputs greater than 1.0 and less than or equal to 3.0, store the result for an input of 3.0 in the 18th gamma entry (SRP_GAMC17).					

The gamma correction registers should only be updated when the sprite is off, otherwise screen artifacts may show temporarily.

Gamma correction can be enabled or disabled through the sprite control register.

See Pipe Gamma for an example gamma curve diagram.

		SPR_GAI	MC REFER	ENC		FORMAT
DWord	Bit				Description	
0	31:0	GAMC0	Project:	All	Format:	SPR_GAMC REFERENCE POINT FORMAT
1	31:0	GAMC1	Project:	All	Format:	SPR_GAMC REFERENCE POINT FORMAT
2	31:0	GAMC2	Project:	All	Format:	SPR_GAMC REFERENCE POINT FORMAT
3	31:0	GAMC3	Project:	All	Format:	SPR_GAMC REFERENCE POINT FORMAT
4	31:0	GAMC4	Project:	All	Format:	SPR_GAMC REFERENCE POINT FORMAT
5	31:0	GAMC5	Project:	All	Format:	SPR_GAMC REFERENCE POINT FORMAT
6	31:0	GAMC6	Project:	All	Format:	SPR_GAMC REFERENCE POINT FORMAT
7	31:0	GAMC7	Project:	All	Format:	SPR_GAMC REFERENCE POINT FORMAT
8	31:0	GAMC8	Project:	All	Format:	SPR_GAMC REFERENCE POINT FORMAT
9	31:0	GAMC9	Project:	All	Format:	SPR_GAMC REFERENCE POINT FORMAT
10	31:0	GAMC10	Project:	All	Format:	SPR_GAMC REFERENCE POINT FORMAT
11	31:0	GAMC11	Project:	All	Format:	SPR_GAMC REFERENCE POINT FORMAT
12	31:0	GAMC12	Project:	All	Format:	SPR_GAMC REFERENCE POINT FORMAT
13	31:0	GAMC13	Project:	All	Format:	SPR_GAMC REFERENCE POINT FORMAT
14	31:0	GAMC14	Project:	All	Format:	SPR_GAMC REFERENCE POINT FORMAT
15	31:0	GAMC15	Project:	All	Format:	SPR_GAMC REFERENCE POINT FORMAT

4.4.13 SPR_GAMC16—Sprite Gamma Correction Point 16

		SPR_GAMC16					
Register T	уре:	ΜΜΙΟ					
Project	t:	All					
Default Va	alue:	00000400h; 00000400h; 00000400h;					
Access	5:	R/W					
Size (in b	its):	3x32					
		used to determine the 17th reference point (point 16 when counting from 0) for sprite See SPR_GAMC for sprite gamma programming information.					
DWord	Bit	Description					
0	31:11	Reserved Project: All Format: MBZ					
	10:0	GAMC16R Project: All					
		This value specifies the 17th reference point that is used for the red color channel sprite gamma correction. This value is represented in a 1.10 format with 1 integer and 10 fractional bits. The value should always be programmed to be less than 1.0.					
1	31:11	Reserved Project: All Format: MBZ					
	10:0	GAMC16G Project: All					
		This value specifies the 17th reference point that is used for the green color channel sprite gamma correction. This value is represented in a 1.10 format with 1 integer and 10 fractional bits. The value should always be programmed to be less than 1.0.					
2	31:11	Reserved Project: All Format: MBZ					
	10:0	GAMC16B Project: All					
		This value specifies the 17th reference point that is used for the blue color channel sprite gamma correction. This value is represented in a 1.10 format with 1 integer and 10 fractional bits. The value should always be programmed to be less than 1.0.					

4.4.14 SPR_GAMC17—Sprite Gamma Correction Point 17

		SPR_GAMC17					
Register T	уре:	ММІО					
Project	t:	All					
Default Va	alue:	00000BFFh; 00000BFFh; 00000BFFh;					
Access	6:	R/W					
Size (in b	its):	3x32					
		used to determine the 18th reference point (point 17 when counting from See SPR_GAMC for sprite gamma programming information.	n 0) for sprite				
DWord	Bit	Description					
0	31:12	Reserved Project: All Format: MBZ					
	11:0	GAMC17RProject:AllThis value specifies the 18th reference point that is used for the red color channel sprite gamma correction. This value is represented in a 2.10 format with 2 integer and 10 fractional bits. The value should always be programmed to be less than 3.0.					
1	31:12	Reserved Project: All Format: MBZ					
	11:0	GAMC17G Project:	All				
		This value specifies the 18th reference point that is used for the green color of gamma correction. This value is represented in a 2.10 format with 2 integer a fractional bits. The value should always be programmed to be less than 3.0.					
2	31:12	Reserved Project: All Format: MBZ					
	11:0	GAMC17B Project:	All				
		This value specifies the 18th reference point that is used for the blue color ch gamma correction. This value is represented in a 2.10 format with 2 integer a fractional bits. The value should always be programmed to be less than 3.0.					