

Intel[®] OpenSource HD Graphics Programmer's Reference Manual (PRM) Volume 1 Part 3: Graphics Core – Memory Interface and Commands for the Render Engine (SandyBridge)

For the 2011 Intel Core Processor Family

May 2011 Revision 1.0

NOTICE:

This document contains information on products in the design phase of development, and Intel reserves the right to add or remove product features at any time, with or without changes to this open source documentation.



Creative Commons License

You are free to Share — to copy, distribute, display, and perform the work

Under the following conditions:

Attribution. You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).

No Derivative Works. You may not alter, transform, or build upon this work.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The SandyBridge chipset family, Havendale/Auburndale chipset family, Intel[®] 965 Express Chipset Family, Intel[®] G35 Express Chipset, and Intel[®] 965GMx Chipset Mobile Family Graphics Controller may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. I2C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel[®].

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2011, Intel Corporation. All rights reserved.



Contents

1. Rene	der Engine Command Streamer	4
1.1 Re	gisters in Render Engine	4
1.1.1	Introduction	
1.1.2	Virtual Memory Control	
1.1.3	Probe List Registers	9
1.1.4	Context Save Registers	11
1.1.5	Mode and Misc Ctrl Registers	
1.1.6	RINGBUF — Ring Buffer Registers	39
1.1.7	Watchdog Timer Registers	
1.1.8	Interrupt Control Registers	48
1.1.9	Logical Context Support	
	Pipelines Statistics Counter Registers	
1.1.11	Performance Statistics Registers	
1.2 Me	mory Interface Commands for Rendering Engine	
1.2.1	Introduction	
1.2.2	Software Synchronization Commands	
1.2.3	MI_ARB_CHECK	
1.2.4	MI_ARB_ON_OFF	97
1.2.5	MI_BATCH_BUFFER_END	
1.2.6	MI_CONDITIONAL_BATCH_BUFFER_END	
1.2.7	MI_BATCH_BUFFER_START1	
1.2.8	MI_CLFLUSH	
1.2.9	MI_DISPLAY_FLIP	
1.2.10	MI_FLUSH	
1.2.11	MI_LOAD_REGISTER_IMM	
1.2.12	MI_NOOP	
1.2.13 1.2.14	Surface Probing1 MI REPORT HEAD	
1.2.14	MI_REPORT_HEAD	
1.2.15	MI_SEMAPHORE_MBOA1 MI_SET_CONTEXT	
1.2.10	MI_SET_CONTEXT	
1.2.17	MI_STORE_DATA_NMM	
1.2.10	MI_STORE_DATA_INDEX	
1.2.10	MI_SUSPEND_FLUSH	
1.2.20	MI_UPDATE_GTT	
1.2.22	MI_USER_INTERRUPT	
1.2.23	MI WAIT FOR EVENT	



1. Render Engine Command Streamer

[DevSNB-D2] On hard boot, the command streamer must be programmed as follows to work-around a known issue that affects power management. This is expected to be done in BIOS

- 1) Disable CSunit level clock gating
- 2) Reset Render pipe

1.1 Registers in Render Engine

1.1.1 Introduction

This chapter describes the memory-mapped registers associated with the Memory Interface, including brief descriptions of their use. The functions performed by some of these registers are discussed in more detail in the Memory Interface Functions, Memory Interface Instructions, and Programming Environment chapters.

The registers detailed in this chapter are used across the GEN6 family of products and are extentions to previous projects. However, slight changes may be present in some registers (i.e., for features added or removed), or some registers may be removed entirely. These changes are clearly marked within this chapter.

1.1.1.1 ARB_MODE – Arbiter Mode Control Register [DevSNB]

		AR	B_MO	DE – A	rbiter N	lode Co	ontrol R	egister	
Register T		MMIO_C	S						
Address O	ffset:	4030h							
Project:		DevSNB	+						
Default Value:		0000000)0h						
Access:	R/W								
Size (in bits): 32									
Trusted Ty	pe:	1							
	-								
Bit					D	escription			
31:16	Mask	bits		Project:	DevSN B+	Format:	U16		
	Mask	bits act a	as write en	ables for th	e bits in the	lower bits o	f this registe	r	
15:9	Rese	rved	Project:	All				Format:	MBZ
8	Re	served							
7:6	Rese	rved		Project:	All	Format:			



5:4	Address Swizzling for Tiled-Surfaces	Project: All Fo	ormat: U1		
	obtain the need for mem	updated via GFX Driver pri lory address swizzling via I nd Render/Media access s	DRAM configuration regist		
	Value	Name	Description	Project	
	00	No address Swizzling	No address Swizzling	DevSNB+	
	01	Address bit[6] needs to be swizzled for tiled surfaces	Address bit[6] needs to be swizzled for tiled surfaces	DevSNB+	
	10		Reserved	DevSNB+	
	11		Reserved	DevSNB+	
:0	Reserved				

1.1.1.2 ARB_WR_GAC_GAM3 – GAC_GAM WR Arbitration Register 3

	ARB_WR_GAC_GAM3				
Register Address Pwrject: Default V	Offset: 43FCh DevSNB+				
Access:	R/W				
Size (in b Trusted 1					
Bit	Description				
31:28	Reserved				
27	Priority for entry 7				
26:24	Goto field for entry 7 when request vector is 11.				
23:21	Goto field for entry 7 when request vector is 10.				
20:18	Goto field for entry 7 when request vector is 01.				
17:15	Goto field for entry 7 when request vector is 00.				
14:13	Reserved				
12	Priority for entry 6				
11:9	Goto field for entry 6 when request vector is 11.				
8:6	Goto field for entry 6 when request vector is 10.				
5:3	Goto field for entry 6 when request vector is 01.				
2:0	Goto field for entry 6 when request vector is 00.				



1.1.2 Virtual Memory Control

1.1.2.1 HWS_PGA — Hardware Status Page Address Register

Register	MMIO CS
Гуре:	
Address Offset:	4080h
Project:	All
Default Value:	UUUU0000h
Access:	R/W
Size (in bits):	32
Trusted Type:	1 ster is used to program the 4 KB-aligned System Memory address of the Hardware Status
	n this register is translated using the Global GTT in memory. The mapping type of the GTT ermines the snoop nature of the transaction to memory.
	ermines the snoop nature of the transaction to memory.
entry dete Bit	ermines the snoop nature of the transaction to memory. Description
entry dete	Description Address
entry dete Bit	Description Address Project: All
entry dete Bit	Description Address Project: All Security: None
entry dete Bit	Description Address Project: All Security: None Address: GraphicsAddress[31:12]
entry dete Bit	Description Address Project: All Security: None
entry dete Bit	Address Description Address Project: All Security: None Address: Address: GraphicsAddress[31:12] This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the "Hardware Status Page". The Global GTT is

11:0 Reserved Project: All Format: MBZ



The following table defines the layout of the Hardware Status Page:

DWord Offset	Description				
0	Interrupt Status Register Storage: The content of the ISR register is written to this location whenever an "unmasked" bit of the ISR (as determined by the HWSTAM register) changes state.				
3:1	Reserved. Must not be used.				
4	Ring Head Pointer Storage: The contents of the Ring Buffer Head Pointer register (register DWord 1) are written to this location either as result of an MI_REPORT_HEAD instruction or as the result of an "automatic report" (see RINGBUF registers).				
Fh:5h	Reserved. Must not be used.				
10h-1Bh	Context Status DWords.				
1Ch-1Eh	Reserved. Must not be used.				
1Fh	Last Written Status Offset.				
20h-3FFh	These locations can be used for general purpose via the MI_STORE_DATA_INDEX or MI_STORE_DATA_IMM instructions.				

1.1.2.2 PP_DIR_BASE – Page Directory Base Register

	PP_DIR_BASE – Page Directory Base Register
Register Type:	MMIO_CS
Address Offset:	{DevSNB] Write offset: 0x2228 Read offset: 0x2518
Project:	All
Default Value:	0000 0000h
Access:	R/W
Size (in bit	ts): 32
begins. Th by modifyir	er contains the offset into the GGTT where the (current context's) PPGTT page directory is register is restored with context. The Page Directory Base Address is set by SW only ng the value of this register in the context image such that the new value is restored the ne context runs. A write via MMIO to this register triggers the render pipe to fetch all PDs.
-	ing Note: The MBC Driver Boot Enable bit in MBCTL register must be set <u>before</u> this written to upon boot up (including S3 exit)
Bit	Description



	PP_DIR_B	ASE – Page Directory Base Register
30:16	Page Directory Base	e Offset
	Project:	All
	Default Value:	Oh
	Format:	U15
	Range	[0,GGTT Size in cachelines - 1]
	Contains the cachelir	ne (64-byte) offset into the GGTT where the page directory begins.
15:1	Reserved Project	: All Format: MBZ
0	PD Load Busy	Project: DevS Format Valid NB+ :
	This is a read-only fie fetched and loaded.	eld that indicates if the page directories are currently being

1.1.2.3 **PP_DCLV – PPGTT** Directory Cacheline Valid Register

PP_	DCLV – PPGTT Directory Cacheline Valid Register
Register Type:	MMIO_CS
Address Offset:	2220h
Project:	All
Default Value:	0h
Access:	{DevSNB] Write only. Cannot read via MMIO
Size (in bits):	64
0	rols update of the on-chip PPGTT Directory Cache during a context restore. Bits that are set will f the corresponding 16 directory entry group. This register is restored with context (prior to

trigger the load of the corresponding 16 directory entry group. This register is restored with context (prior to restoring the on-chip directory cache itself). This register is also restored when switching to a context whose LRCA matches the current CCID if the **Force PD Restore** bit is set in the context descriptor.

The context image of this register must be updated and maintained by SW; SW should not normally need to read this register.

This register can also effectively be used to limit the size of a processes' virtual address space. Any access by a process that requires a PD entry in a set that is not enabled in this register will cause a fatal error, and no fetch of the PD entry will be attempted

Bit				Desc	ription	
63:32	Reserved	Project:	All	Format:	MBZ	
31:0	PPGTT Direc Restore [13			Project:	All	Format: Array:Enable
		store. If clea				idered valid and will be brought in alid and fetch of these entries will not



1.1.3 **Probe List Registers**

Surface probing is a procedure performed at the beginning of a rendering sequence (command buffer) to verify that all required surfaces in a process' virtual address space are actually present in physical memory prior to beginning the sequence. A different process can then be switched to and run while the required surfaces are being brought into memory (by SW). The register work in concert with the probe commands (see Memory Interface Commands for Rendering) to provide this interface. "Slots" are the designated places in a processes' context image where probes (surface base addresses) are stored. The stored probes are used by SW to determine which surfaces a context requires, and are also used by HW to re-validate that surfaces are resident upon a context restore.

See MI_PROBE in Memory Interface Commands for Rendering for more details.

Note these register should only be used when Surface Fault Enable bit is set in GFX_MODE.

1.1.3.1 PRBL_SF – Probe List Slot Fault Register

Register	Type: M	MIO CS			_	
Address Offset:	- C - C - C - C - C - C - C - C - C - C	80h {DevSNB]				
Project:	All					
Default Value: 0000 0000h						
Access:	RC)				
Size (in b	its): 64					
THIS ICYIS						14 nrone slot memory
area. It c read after probes. T	annot be c a context :	lirectly written by SN switch (due to surfa r is saved with cont	W. The image of thi	s register in the	e per-process HV elines of the probe	V status page can be e list contain faulting
area. It c read after probes. T	cannot be c a context his registe	lirectly written by SN switch (due to surfa r is saved with cont	W. The image of thi ace fault) to determin text. It is not restore	s register in the	e per-process HV elines of the probe	
area. It c read after probes. T on a conte	annot be c a context : This registe ext restore.	lirectly written by SN switch (due to surfa r is saved with cont	W. The image of thi ace fault) to determin text. It is not restore	s register in the ne which cache nd but recompu	e per-process HV elines of the probe	V status page can be e list contain faulting

This interface is used to signal page faults that occur during access of per-process virtual graphics memory. A fault of this nature will stall the 3D/Media pipeline behind the fault, and all new TLB requests from anywhere in the pipeline will be stalled. Faults are recorded in a fault log consisting of 32 fault slots. Page faults are non-recoverable events and will cause hardware to hang.



1.1.3.2 **PP_PFIR – PPGTT Page Fault Indication Register**

		PP_PFIR -	- PPGTT	Page	Fault Indication Register					
Register Type:		MMIO_CS								
Address Offset:		4510h								
Project: Default Value:		All								
		0000 0000h								
Access:		R/WC								
Size (in b	its):	32								
faults) bet	ween th		fault interrupt h		bits of this register will become set (signaling additional sent to the host and the time the host clears the Fault In					
Bit		Description								
31:0	Page	Fault [31:0]	Project:	All	Format: Array:Flag					
	outsta shoul	anding. The inva	alid page addro y writing a '1' t	ess that w o it to indi	When set, this flag indicates that a page fault is as accessed can be read from fault entry [31:0]. SW cate to HW that the fault has been serviced (the page					

1.1.3.3 **PP_PFD[0:31] – PPGTT Page Fault Data Registers**

	0:31] – PPG	IT Page Fault Data	a Registers	
Register T	Type: MM	D_CS		
Address C				
Project:	All			
Security:	Non)		
Default Va	alue: 0000	6820h		
Access:	RO			
Size (in bi	its): 32			
The GTT	Page Fault	_og entries can be	read from these registers.	
		•		
	5FFh: Fault	Entry 31	Description	
45FCh-45		Entry 31 y Page Address	Description	
45FCh-45 Bit			Description	
45FCh-45 Bit	Fault Enti	/ Page Address All	Description	
45FCh-45 Bit	Fault Entr Project: Address: This RO fi fault addre	y Page Address All Graph Id contains the faultir		



1.1.4 Context Save Registers

1.1.4.1 BB_PREEMPT_ADDR—Batch Buffer Head Pointer Preemption Register

В	B_PREEMPT_ADDR—Batch Buffer Head Pointer Preemption Register
Register Type:	MMIO_CS
Address Offset:	2148h
Project:	All
Default Value:	0000 0000h
Access:	RO
Size (in bits):	32
batch buff address of This regist Program	ter contains the current DWord-aligned Graphics Memory Address MI_ARB_CHECK in a er where the UHPTR register was valid. The value of the pointer below will be the f the MI_ARB_CHECK that caused the head pointer to move. ter is invalid if the previous preemption due to an MI_ARB_CHECK executed in the ring. ning Restriction: ter should NEVER be programmed by driver, this is for HW internal use only.
Bit	Description
31:2	Batch Buffer Project: All Format: GraphicsAddress[31:2] Head Pointer This field specifies the DWord-aligned Graphics Memory Address MI_ARB_CHECK in a batch buffer where the UHPTR register was valid.
1:0	Reserved Project: All Format: MBZ



1.1.4.2 BB_START_ADDR—Batch Buffer Start Head Pointer Register

BB_START_ADDR—Batch Buffer Start Head Pointer Register

Register Type:	MMIO_CS
Address Offset:	2150h
Project:	All
Default Value:	0000 0000 0000 0000h
Access:	RO
Size (in bits):	32

This register contains the address specified in the last MI_START_BATCH_BUFFER command.

Programming Restriction:

This register should NEVER be programmed by driver, this is for HW internal use only.

Bit	Description	
31:2	Batch Buffer Start Project: All Format: GraphicsAddress[31:2] Head Pointer Format: GraphicsAddress[31:2]	
	This field specifies the DWord-aligned Graphics Memory Address where the last initiated Ba Buffer starting address.	itch
1:0	Reserved Project: All Format: MBZ	

1.1.4.3 BB_OFFSET—Batch Buffer Address Difference Register

BE	3_ADDR_DIFF—Batch Address Difference Register
Register Type	: MMIO_CS
Address Offse	et: 2154h
Project:	All
Default Value:	0000 0000 0000 0000h
Access:	RO
Size (in bits):	32
•	g Restriction: should NEVER be programmed by driver, this is for HW internal use only.
•	•
This register : Bit 31:2 B	should NEVER be programmed by driver, this is for HW internal use only.
This register : Bit 31:2 B: A This register :	should NEVER be programmed by driver, this is for HW internal use only. Description atch Buffer Project: All Format: GraphicsAddress[31:2]



1.1.5 Mode and Misc Ctrl Registers

1.1.5.1 MI_MODE — Mode Register for Software Interface

	MI_MC	DDE — Mod	e Register for Software Int	erface		
Register T	ype: MM	IO_CS				
Address O	ffset: 209	Ch				
Project:	All					
Default Va		00000h				
Access:	R/W	/				
Size (in bit				<u>()</u>		
I he MI_MC Interface fu		r contains informati	on that controls software interface aspects	of the Memory		
Bit			Description			
31:16	Masks					
	Format: Mask[15:0]					
	A "1" in a	bit in this field allow	vs the modification of the corresponding bit	in Bits 15:0		
15	Suspend Flush					
	Project: DevSNB					
	Default Va	alue: Oh	DefaultVaueDesc			
	Format:	U1	Forma	tDesc		
	Value	Name	Description	Project		
	0h	No Delay	HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well	All		
	1h	Delay Flush	HW will delay the flush because of sync flush or VTD regimes until reset, this bit will get set by MI_SUSPEND_FLUSH as well	All		
	•	nming Notes		Project		
	MI_SUS		to from the ring using is considered undefined if written by	All		



4	Async Fl	ip Performance m	ode				
	Project: All						
	Default Va	alue: Oh					
	Format:	U1					
	[DevSNB]	This bit must be s	et to '1'				
	Value	Name	Description	Proj	ect		
	0h	Performance mode enabled	The stall of the flip event is in the windowe	er All			
	1h	Performance mode disabled	The stall of the flip event is in the comman stream	d All			
3	Flush Pe	rformance mode					
	Project:	All					
	Default Va	alue: Oh					
	Format:	U1					
	Value	Name	Description	Proj	ect		
	0h	run fast restore	No NonPipelined SV flush.	All			
	1h	run slow legacy restore	With NonPipelined SV flush.	All			
2	MI_FLUS	H Enable					
	Project:	Dev	SNB				
	Default Va	alue: Oh	DefaultVaueDesc				
	Format:	Enal	ble				
			set of MI_FLUSH. Since MI_FLUSH is redu eyond GT. By default, it is disabled	ndant, it will be			
	Value	Name	Description	Project			
	Oh	Disable	If an MI_FLUSH is parsed with this bit disabled, the parser will stall and the parser error bit will be set in the ESR creating an interrupt	DevSNB			
	1h	Enable	If an MI_FLUSH is parsed with this bit enabled, the parser will execute the legacy command according to the bspec	DevSNB			
	-						



Reserved	Project:	All Format: M	BZ	
Rings Idl	e			
Project:	All			
Default Va	alue: 0h			
Format:	U1			
Read Onl	y Status bit			
Value	Name	Description	Project	
0h	Not Idle	Parser not Idle or Ring Arbiter not Idle.	All	
1h	Idle	Parser Idle and Ring Arbiter Idle.	All	
Program	nming Notes		Project	
Writes to	o this bit are not a	Illowed.	All	
Stop Ring	as		1	
Project:	All			
Default Va				
Format: U1				
	•			
Value	Name	Description	Project	
Value Oh	Name	Description Normal Operation.	Project All	
	Name		-	
0h 1h	Name nming Notes	Normal Operation. Parser is turned off and Ring arbitration is turned	All	
0h 1h Program Software	nming Notes e must set this bit e must read a "1"	Normal Operation. Parser is turned off and Ring arbitration is turned	All	
0h 1h Program Software hardwar	nming Notes e must set this bit e must read a "1" e is idle.	Normal Operation. Parser is turned off and Ring arbitration is turned off. to force the Rings and Command Parser to Idle.	All All Project	
0h 1h Progran Software Software hardwar Software	nming Notes e must set this bit e must read a "1" e is idle.	Normal Operation. Parser is turned off and Ring arbitration is turned off. to force the Rings and Command Parser to Idle. in Ring Idle bit after setting this bit to ensure that the bit for Rings to resume normal operation.	All All Project All All	
0h 1h Progran Software Software hardwar Software	nming Notes e must set this bit e must read a "1" e is idle. e must clear this l	Normal Operation. Parser is turned off and Ring arbitration is turned off. to force the Rings and Command Parser to Idle. in Ring Idle bit after setting this bit to ensure that the bit for Rings to resume normal operation.	All All Project All All	
0h 1h Prograr Software hardwar Software	nming Notes e must set this bit e must read a "1" e is idle. e must clear this h nader Cache Mo All	Normal Operation. Parser is turned off and Ring arbitration is turned off. to force the Rings and Command Parser to Idle. in Ring Idle bit after setting this bit to ensure that the bit for Rings to resume normal operation.	All All Project All All	
0h 1h Program Software Software Software Software Vertex SI Project:	nming Notes e must set this bit e must read a "1" e is idle. e must clear this l nader Cache Mo All	Normal Operation. Parser is turned off and Ring arbitration is turned off. to force the Rings and Command Parser to Idle. in Ring Idle bit after setting this bit to ensure that the bit for Rings to resume normal operation.	All All Project All All	
0h 1h Software Software hardwar Software hardwar Software Default Va	nming Notes e must set this bit e must read a "1" e is idle. e must clear this I nader Cache Mo All alue: 0h	Normal Operation. Parser is turned off and Ring arbitration is turned off. to force the Rings and Command Parser to Idle. in Ring Idle bit after setting this bit to ensure that the bit for Rings to resume normal operation.	All All Project All All	
0h 1h Program Software hardwar Software hardwar Software hardwar Software hardwar Software hardwar Software hardwar Software hardwar Software hardwar Software hardwar Software hardwar Software hardwar Software hardwar Software hardwar Software hardwar Software hardwar Software hardwar Software Software Software hardwar Software Softwa	nming Notes e must set this bit e must read a "1" e is idle. e must clear this I nader Cache Mo All alue: 0h U1	Normal Operation. Parser is turned off and Ring arbitration is turned off. to force the Rings and Command Parser to Idle. in Ring Idle bit after setting this bit to ensure that the bit for Rings to resume normal operation. de	AII AII AII AII AII AII	



Vertex Shader Timer Dispatch Enable					
Project:	All				
Default V	alue: 0h				
Format:	Ena	able			
Value	Name	Description	Project		
Oh	Disable	Disable the timer for dispatch of single vertices from the vertex shader. Vertex shader will try to collect 2 vertices before a dispatch	All		
1h	Enable	Enable the timer for dispatch of single vertices. Dispatch a single vertex shader thread after the timer expires.	All		
Progra	mming Notes		Project		
To avoi operatio		ons in hardware this bit needs to be set for normal	All		
Reserve	d Project:	All Format: M	BZ		
Project:		Configuration vSNB+			
	Zalue: Oh	-			
Project: Default V	Zalue: Oh	vSNB+	Project		
Project: Default V Format:	De 'alue: Oh Ena	vSNB+	Project DevSN B		
Project: Default V Format: Value	De 'alue: Oh Ena	vSNB+ able Description Hardware will choose how to pass elements down	DevSN		
Project: Default V Format: Value Oh	alue: De Oh Ena Disable Enable	vSNB+ able Description Hardware will choose how to pass elements down the quad pipe of the Vertex Fetch Software will be able to choose which configuration to pass elements down the Vertex Fetch pipeline. See the 3D_VERTEX_ELEMENTS command in the	DevSN B DevSN		
Project: Default V Format: 0h 1h	falue: De Oh Ens Disable Enable d Pre	VSNB+ able Description Hardware will choose how to pass elements down the quad pipe of the Vertex Fetch Software will be able to choose which configuration to pass elements down the Vertex Fetch pipeline. See the 3D_VERTEX_ELEMENTS command in the 3D_pipeline chapter for more details.	DevSN B DevSN B		
Project: Default V Format: Oh 1h Reserve	falue: De Oh Enable Enable d Pro	vSNB+ able Description Hardware will choose how to pass elements down the quad pipe of the Vertex Fetch Software will be able to choose which configuration to pass elements down the Vertex Fetch pipeline. See the 3D_VERTEX_ELEMENTS command in the 3D_pipeline chapter for more details. Digect: All Format:	DevSN B DevSN B		



1.1.5.2 **GFX_MODE** – **Graphics Mode Register**

Default Value: 00000800h {DevSNB] Access: R/W Size (in bits): 32 Trusted Type: 1 This register contains a control bit for the PPGTT functions. This register is not saved/restor context. This register is not reset with single-engine GFX reset; it is only reset by a global git				GFX_MODE				
Offset: All Project: All Default Value: 00000800h {DevSNB} Access: R/W Size (in bits): 32 Trusted Type: 1 This register contains a control bit for the PPGTT functions. This register is not saved/restor context. This register is not reset with single-engine GFX reset; it is only reset by a global greset (all engines including display). Bit Description 31:16 Mask Bits Format: Mask[15:0] Must be set to modify corresponding bit in Bits 15:0. (All implemented bits) 15 Reserved 14 Reserved 13 Flush TLB Project: All Invalidation Mode This field controls the invalidation if the TLB cache inside the hardware. When <u>enabled</u> this bit limits the invalidation of the TLB only to batch buffer boundaries or to pipe_control commands which have the TLB invalidation bit set. If <u>disabled</u> , the TLB caches are flushed for every full flush of the pipeline. [DevSNB A] This bit must be '0' Value Name Description 14 Reme Description Invalidation Mode Invalidation of the TLB caches are flushed for every full flush of the pipeline. [DevSNB A] This bit must be '0' Value Name Description	Register T	ype: MM	10					
Default Value: 00000000 (DevSNB] Access: R/W Size (in bis): 32 Trusted Type: 1 This register contains a control bit for the PPGTT functions. This register is not saved/restor context. This register is not reset with single-engine GFX reset; it is only reset by a global greset (all engines including display). Bit Description 31:16 Mask Bits Format: Mask[15:0] Must be set to modify corresponding bit in Bits 15:0. (All implemented bits) 15 Reserved 14 Reserved 13 Flush TLB Project: All 14 Reserved 15 Reserved 16 mask [15:0] Must be set to modify corresponding bit in Bits 15:0. (All implemented bits) 15 Reserved 14 Reserved 15 Reserved 16 mask Bits 17 Flush TLB 18 Flush TLB 19 Project: 10 Invalidation Mode This field controls the invalidation of the TLB cache sare flushed for (DevSNB A] This bi		2520h {DevSNB]						
Access: R/W Size (in bits): 32 Trusted Type: 1 This register contains a control bit for the PPGTT functions. This register is not saved/restor context. This register is not reset with single-engine GFX reset; it is only reset by a global greset (all engines including display). Bit Description 31:16 Mask Bits Format: Mask[15:0] Must be set to modify corresponding bit in Bits 15:0. (All implemented bits) 15 Reserved 14 Reserved 13 Flush TLB Project: All 14 Reserved 15 Reserved 16 mask full invalidation of the TLB cache inside the hardware. When enabled this bit limits the invalidation of the TLB cache inside the hardware. When enabled this bit limits the invalidation of the TLB cache inside the hardware. When enabled this bit limits the invalidation of the TLB cache inside the hardware. When enabled this bit limits the invalidation of the TLB cache inside the hardware. When enabled this bit limits the invalidation of the PLB invalidation bit set. If disabled, the TLB caches are flushed for every full flush of the pipeline. IbevSNB A] This bit must be '0' Image: the project of the pipeline. IbevSNB A] This bit must be '0' Image: the pipeline. IbevSNB A] Image: the pipeline.	Project:	All						
Size (in bits): 32 Trusted Type: 1 This register contains a control bit for the PPGTT functions. This register is not saved/restor context. This register is not reset with single-engine GFX reset; it is only reset by a global gureset (all engines including display). Bit Description 31:16 Mask Bits Format: Mask[15:0] Must be set to modify corresponding bit in Bits 15:0. (All implemented bits) 15 Reserved 14 Reserved Project: All Format: MBZ 13 Flush TLB Project: All Format: U1 invalidation Mode This field controls the invalidation if the TLB cache inside the hardware. When <u>enabled</u> this bit limits the invalidation of the TLB only to batch buffer boundaries or to pipe_control commands which have the TLB invalidation bit set. If <u>disabled</u> , the TLB caches are flushed for every full flush of the pipeline. [DevSNB] 10h Disabled when '0', the TLB caches are flushed for every full flush of the pipeline. 11h Enabled when '1' only send TLB invo no batch buffer [DevSNB] 12 Surface Fault Project: All Format: U1 I1h Enabled when '1' only send TLB inv on batch buffer boundaries or when PIPE_CONTROL w/ TLB inv bit	Default Va	lue: 000	00800h {DevS	SNB]				
Trusted Type: 1 This register contains a control bit for the PPGTT functions. This register is not saved/restor context. This register is not reset with single-engine GFX reset; it is only reset by a global greset (all engines including display). Bit Description 31:16 Mask Bits Format: Mask[15:0] Must be set to modify corresponding bit in Bits 15:0. (All implemented bits) 15 Reserved 14 Reserved 13 Flush TLB Project: All Format: MBZ 13 Flush TLB Project: All Format: U1 invalidation Mode This field controls the invalidation if the TLB cache inside the hardware. When <u>enabled</u> this bit limits the invalidation of the TLB only to batch buffer boundaries or to pipe_control commands which have the TLB invalidation bit set. If <u>disabled</u> , the TLB caches are flushed for every full flush of the pipeline. Ibev SNB AJ This bit must be '0' Value Name Description Project 14 Enabled when '0', the TLB caches are flushed for every full flush of the pipeline. IDevSNB] IDevSNB] 15 Reserved Disabled when '0', the TLB caches are flushed for every full flush of the pipeline. IDevSNB] 14 Reserved Disabled when '0', the TLB	Access:	R/W	1					
This register contains a control bit for the PPGTT functions. This register is not saved/restor context. This register is not reset with single-engine GFX reset; it is only reset by a global greset (all engines including display). Bit Description 31:16 Mask Bits Format: Mask[15:0] Format: Mask[15:0] Must be set to modify corresponding bit in Bits 15:0. (All implemented bits) 15 Reserved Project: All Format: MBZ 13 Flush TLB Project: All Format: U1 Invalidation Mode This field controls the invalidation if the TLB cache inside the hardware. When enabled this bit limits the invalidation of the TLB only to batch buffer boundaries or to pipe_control commands which have the TLB invalidation bit set. If disabled, the TLB caches are flushed for every full flush of the pipeline. [DevSNB] 14 Name Description Project 15 Value Name Description [DevSNB] 16 Use Name Description [DevSNB] [DevSNB] 17 Value Name Description [DevSNB] [DevSNB] 18 Use Name Description [DevSNB] [DevSNB]	Size (in bit	s): 32						
context. This register is not reset with single-engine GFX reset; it is only reset by a global greset (all engines including display). Bit Description 31:16 Mask Bits Format: Mask[15:0] Must be set to modify corresponding bit in Bits 15:0. (All implemented bits) 15 Reserved 14 Reserved 13 Flush TLB I14 Reserved 13 Flush TLB Project: All 14 Reserved 15 Reserved 16 maximum distribution of the TLB cache inside the hardware. When enabled this bit limits the invalidation of the TLB only to batch buffer boundaries or to pipe_control commands which have the TLB invalidation bit set. If disabled, the TLB caches are flushed for every full flush of the pipeline. Iber Value Name Description Project In Disabled when '0', the TLB caches are flushed for every full flush of the pipeline. [DevSNB] Iboundaries or when PIPE_CONTROL w/ TLB inv bit is set [DevSNB] I1 Enabled when '1' only send TLB inv on batch buffer boundaries or when PIPE_CONTROL w/ I1 In Enabled When '1' only send TLB inv o								
31:16 Mask Bits Format: Mask[15:0] Must be set to modify corresponding bit in Bits 15:0. (All implemented bits) 15 Reserved 14 Reserved 13 Flush TLB invalidation Mode 13 Flush TLB invalidation Mode This field controls the invalidation if the TLB cache inside the hardware. When <u>enabled</u> this bit limits the invalidation of the TLB only to batch buffer boundaries or to pipe_control commands which have the TLB invalidation bit set. If <u>disabled</u> , the TLB caches are flushed for every full flush of the pipeline. [DevSNB A] This bit must be '0' Value Name Description every full flush of the pipeline. [DevSNB] Project 11 Enabled when '0', the TLB caches are flushed for every full flush of the pipeline. [DevSNB] 11h Enabled when '1' only send TLB inv on batch buffer boundaries or when PIPE_CONTROL w/ TLB inv bit is set [DevSNB] 12 Surface Fault Enable Project: All Format: U1 When set, surface and page fault will be handled in HW. It is undefined to use MI_PROB	context. 7	This regist	er is not rese	et with single-engine GFX reset; it is only				
Format: Mask[15:0] Must be set to modify corresponding bit in Bits 15:0. (All implemented bits) 15 Reserved 14 Reserved 13 Flush TLB 14 Format: 13 Flush TLB 14 Format: 13 Flush TLB 14 Project: 14 Reserved 15 Reserved 16 Reserved 17 Suffact on the set of the project: 18 Flush TLB 19 Project: 10 Invalidation Mode This field controls the invalidation if the TLB cache inside the hardware. When <u>enabled</u> this bit limits the invalidation bit set. If <u>disabled</u> , the TLB caches are flushed for every full flush of the pipeline. IbevSNB A] This bit must be '0' Image: the mathematical set of the pipeline. IbevSNB A] This bit must be '0' Image: the mathematical set of the pipeline. IbevSNB A] This bit must be '0'. Image: the mathematical set of the pipeline. IbevSNB A] This bit must be '0'. Image: the mathematical set of the pipeline. IbevSNB A] This bit must be '0'. Image: the mathematical set of the pipeline. IbevS	Bit			Description				
Must be set to modify corresponding bit in Bits 15:0. (All implemented bits) 15 Reserved 14 Reserved 13 Flush TLB 13 Flush TLB This field controls the invalidation if the TLB cache inside the hardware. When <u>enabled</u> this bit limits the invalidation of the TLB only to batch buffer boundaries or to pipe_control commands which have the TLB invalidation bit set. If <u>disabled</u> , the TLB caches are flushed for every full flush of the pipeline. [DevSNB A] This bit must be '0' Value Name Description Project 14 Enabled when '0', the TLB caches are flushed for every full flush of the pipeline. [DevSNB] [DevSNB] 15 Description Project [DevSNB] 16 Disabled when '1' only send TLB inv on batch buffer [DevSNB] 17 Surface Fault Project: All Format: U1 17 Surface Fault Project: All Format: U1 When set, surface and page fault will be handled in HW. It is undefined to use MI_PROB	31:16	Mask Bit	S					
15 Reserved 14 Reserved 13 Flush TLB Project: All Format: U1 13 Flush TLB invalidation Mode This field controls the invalidation if the TLB cache inside the hardware. When <u>enabled</u> this bit limits the invalidation of the TLB only to batch buffer boundaries or to pipe_control commands which have the TLB invalidation bit set. If <u>disabled</u> , the TLB caches are flushed for every full flush of the pipeline. [DevSNB A] This bit must be '0' Value Name Description Project 0h Disabled when '0', the TLB caches are flushed for every full flush of the pipeline. [DevSNB] 1h Enabled when '1' only send TLB inv on batch buffer boundaries or when PIPE_CONTROL w/ [DevSNB] 12 Surface Fault Project: All Format: U1 When set, surface and page fault will be handled in HW. It is undefined to use MI_PROB		Format:		Mask[15:0]				
14 Reserved Project: All Format: MBZ 13 Flush TLB Project: All Format: U1 invalidation Mode This field controls the invalidation if the TLB cache inside the hardware. When enabled this bit limits the invalidation of the TLB only to batch buffer boundaries or to pipe_control commands which have the TLB invalidation bit set. If disabled, the TLB caches are flushed for every full flush of the pipeline. Project [DevSNB A] This bit must be '0' Value Name Description Project 0h Disabled when '0', the TLB caches are flushed for every full flush of the pipeline. {DevSNB} 1h Enabled when '1' only send TLB inv on batch buffer boundaries or when PIPE_CONTROL w/ TLB inv bit is set 12 Surface Fault Project: All Format: U1		Must be s	et to modify a	corresponding bit in Bits 15:0. (All implemente	d bits)			
13 Flush TLB invalidation Mode Project: All Format: U1 13 Flush TLB invalidation Mode Project: All Format: U1 This field controls the invalidation if the TLB cache inside the hardware. When <u>enabled</u> this bit limits the invalidation of the TLB only to batch buffer boundaries or to pipe_control commands which have the TLB invalidation bit set. If <u>disabled</u> , the TLB caches are flushed for every full flush of the pipeline. [DevSNB A] This bit must be '0' Value Name Description Project 0h Disabled when '0', the TLB caches are flushed for every full flush of the pipeline. [DevSNB] 1h Enabled when '1' only send TLB inv on batch buffer boundaries or when PIPE_CONTROL w/ TLB inv bit is set [DevSNB] 12 Surface Fault Enable Project: All Format: U1 When set, surface and page fault will be handled in HW. It is undefined to use MI_PROB	15	Reserved	1					
invalidation Mode This field controls the invalidation if the TLB cache inside the hardware. When <u>enabled</u> this bit limits the invalidation of the TLB only to batch buffer boundaries or to pipe_control commands which have the TLB invalidation bit set. If <u>disabled</u> , the TLB caches are flushed for every full flush of the pipeline. [DevSNB A] This bit must be '0' Value Name Description Project 0h Disabled when '0', the TLB caches are flushed for every full flush of the pipeline. [DevSNB] 1h Enabled when '1' only send TLB inv on batch buffer boundaries or when PIPE_CONTROL w/ [DevSNB] 12 Surface Fault Project: All Format: U1 Enable When set, surface and page fault will be handled in HW. It is undefined to use MI_PROB	14	Reserved	Project:	All Format: MBZ				
12 Surface Fault Enable Project: All Format: All Format: U1 12 Surface Fault Enable Project: All Format: All Format: U1 12 Surface Fault Enable Project: All Format: U1	13							
[DevSNB A] This bit must be '0' Project Value Name Description Project 0h Disabled when '0', the TLB caches are flushed for every full flush of the pipeline. {DevSNB} 1h Enabled when '1' only send TLB inv on batch buffer boundaries or when PIPE_CONTROL w/ TLB inv bit is set {DevSNB} 12 Surface Fault Enable Project: All Format: U1 When set, surface and page fault will be handled in HW. It is undefined to use MI_PROB When set, surface and page fault will be handled in HW. It is undefined to use MI_PROB		this bit limits the invalidation of the TLB only to batch buffer boundaries or to pipe_control commands which have the TLB invalidation bit set. If <u>disabled</u> , the TLB caches are						
0h Disabled when '0', the TLB caches are flushed for every full flush of the pipeline. {DevSNB} 1h Enabled when '1' only send TLB inv on batch buffer boundaries or when PIPE_CONTROL w/ TLB inv bit is set {DevSNB} 12 Surface Fault Enable Project: All Format: U1 U1 When set, surface and page fault will be handled in HW. It is undefined to use MI_PROB When set, surface and page fault will be handled in HW.			•					
10 every full flush of the pipeline. 1h Enabled when '1' only send TLB inv on batch buffer boundaries or when PIPE_CONTROL w/ TLB inv bit is set 12 Surface Fault Enable When set, surface and page fault will be handled in HW. It is undefined to use MI_PROB		Value	Name	Description	Project			
12 Surface Fault Project: All Format: U1 Enable When set, surface and page fault will be handled in HW. It is undefined to use MI_PROB		0h	Disabled	when '0', the TLB caches are flushed for	{DevSNB]			
Enable When set, surface and page fault will be handled in HW. It is undefined to use MI_PROB		1h	Enabled	boundaries or when PIPE_CONTROL w/	{DevSNB]			
	12		Fault	Project: All Format: U1				
0: surface/page fault handling disabled (default)		and MI_U	JNPROBE if t	his bit is clear	ned to use MI_PROBE			



	Replay Mode					
	Project:	All				
	Default Va	alue: 1h	midtriangle			
	Mask:	MMI	O(0x2000)#16			
	Format:	U1	Conte Granu	xt Switch Iarity		
		controls the granu / preempted conte	llarity of the replay mechanism when coming ext.) back into a		
	Value	Name	Description	Project		
	Oh	mid-triangle preemption	Super span Level. Pipeline is not flushed. This implies commands parsed are executed speculatively and may not complete before a context switch.	All		
	1h	mid-cmdbuffer preemption	Drawcall Level. Pipeline is flushed before switching to the next context. Commands parsed are commited to completing before a context switch	All		
	Programming Notes					
	• A fixed function pipe flush is required before modifying this field Unless pre-emption at a mid-triangle is required the bit must be set.					
	Reserve	d				



)	Per-Process GTT Enable					
-	Project:	All				
	Default V	alue: 0h	Disabled			
	Format:	Ena	bled Per-F Enable	Process GTT e		
	Value	Name	Description	Project		
	Oh	PPGTT Disable	When clear, the Global GTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space in single-context scheduling mode.	All		
	1h	PPGTT Enable	When set, the PPGTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space. The PD Offset and PD Cacheline Valid registers must be set in all pipes (blitter, MFX, render) before any workload is submitted to hardware. This mode enables support for big pages (32k)	All		
	Programming Notes:					
	 [DevSNB A/B {W/A}]: If RC6 is enabled and PPGTT mode is used, software must program the CTX_WA_PTR (0x2058) on boot for power context. Inside the work-around batch memory, there must be several MI_LOAD_REGISTER_IMM (LRI) commands to reload the PD Offset. LRI address = 0x02228, data = Render PD base addr (statically 					
	defined)					
	 LRI address = 0x12228, data = MFX PD base addr (statically defined) LRI address = 0x22228, data = Blitter PD base addr (statically defined) 					
	•		T memory writes by MI_* (such as MI_STO ROL are not supported.	RE_DATA_IMM)		
8	Reserved	Proje	ct:			
0						



1.1.5.3 GT_MODE – GT Mode Register [DevSNB+]

12:11 Reserved 10 Reserved 9 WIZ Hashing Mode High Bit Project: DevSNB-B+ Default Value: 1h Format: U1 This field adds additional hashing modes in combination with the WIZ Hashing Mode field column in the table below refers to this field (high bit) and the WIZ Hashing Mode field (<i>This field is don't care if the Hashing Disable bit is set.</i> Value Name Description Proj		E – GT Mode Register	GT_M	
Project: DevSNB+ Default Value: 0000000h Access: R/W Size (in bits): 32 Trusted Type: 1 This Register is used to control the 6EU and 12EU configuration for SNB. Write 0x01FF01FF to this register enables the 6EU mode. [DevSNB A] Software must perform a read-modify-write sequence to update register after initial value every write must have value [31:16] = 0xFFFF Bit Description 31:16 Mask Bits Format: Mask[15:0] Must be set to modify corresponding bit in Bits 15:0. (All implemented bits) 15 Reserved 14:11 Reserved 14:13 Reserved 12:11 Reserved 9 WIZ Hashing Mode High Bit Project: DevSNB-B+ Default Value: 1h Format: U1 This field adds additional hashing modes in combination with the WIZ Hashing Mode field (<i>This field adds</i> additional hashing Disable bit is set. Value Name Description Proj			MMIO_CS[DevSNB]	Register Type:
Default Value: 0000000h Access: RW Size (in bits): 32 Trusted Type: 1 This Register is used to control the 6EU and 12EU configuration for SNB. Write 0x01FF01FF to this register enables the 6EU mode. [DevSNB A] Software must perform a read-modify-write sequence to update register after initial value every write must have value [31:16] = 0xFFFF Bit Description 31:16 Mask Bits Format: Mask[15:0] Must be set to modify corresponding bit in Bits 15:0. (All implemented bits) 15 Reserved 14:11 Reserved 14:13 Reserved 10 Reserved 9 WIZ Hashing Mode High Bit Project: DevSNB-B+ Default Value: 1h Format: U1 This field adds additional hashing modes in combination with the WIZ Hashing Mode field (Drink field is don't care if the Hashing Disable bit is set. Value Name Description			20D0h[DevSNB]	Address Offset
Trusted Type: 1 This Register is used to control the 6EU and 12EU configuration for SNB. Write 0x01FF01FF to this register enables the 6EU mode. DevSNB A] Software must perform a read-modify-write sequence to update register after initial value every write must have value [31:16] = 0xFFFF Description Bit Description 31:16 Mask Bits Format: Mask[15:0] Must be set to modify corresponding bit in Bits 15:0. (All implemented bits) 15 Reserved 14:11 Reserved 14:13 Reserved 14:11 Reserved 14:12 Reserved 14:13 Reserved 10 Reserved 9 WIZ Hashing Mode High Bit Project: DevSNB-B+ Default Value: 1h Format: U1 This field adds additional hashing modes in combination with the WIZ Hashing Mode fiel column in the table below refers to this field (high bit) and the WIZ Hashing Mode fiel column in the table below refers to this field (high bit) and the WIZ Hashing Mode fiel column in the table below refers to this field (high bit) and the WIZ Hashing Mode fiel column in the table below refers to this field (high bit) and the WIZ Hashing Mode fiel column in the table below refers to this field (high bit) and the WIZ Hashing Mode fiel column in the ta			0000000h	Default Value:
This Register is used to control the 6EU and 12EU configuration for SNB. Write 0x01FF01FF to this register enables the 6EU mode. [DevSNB A] Software must perform a read-modify-write sequence to update register after initial value every write must have value [31:16] = 0xFFF Bit Description 31:16 Mask Bits Format: Mask[15:0] Must be set to modify corresponding bit in Bits 15:0. (All implemented bits) 15 Reserved 14:11 Reserved 14:13 Reserved 12:11 Reserved 9 WIZ Hashing Mode High Bit Project: DevSNB-B+ Default Value: 1h Format: U1 This field adds additional hashing modes in combination with the WIZ Hashing Mode fiel column in the table below refers to this field (high bit) and the WIZ Hashing Mode fiel (This field is don't care if the Hashing Disable bit is set. Value Name Description Proj			32	
Write 0x01FF01FF to this register enables the 6EU mode. [DevSNB A] Software must perform a read-modify-write sequence to update register after initial value every write must have value [31:16] = 0xFFFF Bit Description 31:16 Mask Bits Format: Mask[15:0] Must be set to modify corresponding bit in Bits 15:0. (All implemented bits) 15 Reserved 14:11 Reserved 14:13 Reserved 14:13 Reserved 12:11 Reserved 10 Reserved 9 WIZ Hashing Mode High Bit Project: DevSNB-B+ Default Value: 1h Format: U1 This field adds additional hashing modes in combination with the WIZ Hashing Mode field (<i>This field is don't care if the Hashing Disable bit is set</i> . Value Name Description Proj				
31:16 Mask Bits Format: Mask[15:0] Must be set to modify corresponding bit in Bits 15:0. (All implemented bits) 15 Reserved 14:11 Reserved 14:13 Reserved 14:13 Reserved 14:14 Reserved 14:15 Reserved 14:16 Reserved 14:17 Reserved 14:18 Reserved 14:19 Reserved 14:10 Reserved 12:11 Reserved 10 Reserved 9 WIZ Hashing Mode High Bit Project: DevSNB-B+ Default Value: 1h Format: U1 This field adds additional hashing modes in combination with the WIZ Hashing Mode fiel (column in the table below refers to this field (high bit) and the WIZ Hashing Mode fiel (<i>This field is don't care if the Hashing Disable bit is set</i> . Value Name Description Proj	ue is written. Also,	e 6EU mode.	to this register enables are must perform a read-r	Write 0x01FF0: [DevSNB A] So
Format: Mask[15:0] Must be set to modify corresponding bit in Bits 15:0. (All implemented bits) 15 Reserved 14:11 Reserved 14:13 Reserved 14:13 Reserved 14:13 Reserved 14:13 Reserved 12:11 Reserved 10 Reserved 9 WIZ Hashing Mode High Bit Project: Project: DevSNB-B+ Default Value: 1h Format: U1 This field adds additional hashing modes in combination with the WIZ Hashing Mode field (<i>This field is don't care if the Hashing Disable bit is set</i> . Value Name Description Proj		Description		Bit
Must be set to modify corresponding bit in Bits 15:0. (All implemented bits) 15 Reserved 14:11 Reserved 14:13 Reserved 12:11 Reserved 10 Reserved 9 WIZ Hashing Mode High Bit Project: DevSNB-B+ Default Value: 1h Format: U1 This field adds additional hashing modes in combination with the WIZ Hashing Mode field (<i>This field is don't care if the Hashing Disable bit is set.</i> Value Name Description Proj			Bits	31:16 Ma
15 Reserved 14:11 Reserved 14:13 Reserved 14:13 Reserved 14:13 Reserved 14:13 Reserved 12:11 Reserved 10 Reserved 9 WIZ Hashing Mode High Bit Project: DevSNB-B+ Default Value: 1h Format: U1 This field adds additional hashing modes in combination with the WIZ Hashing Mode field (This field is don't care if the Hashing Disable bit is set. Value Name Description Proj		0]	t: Mask	Fo
14:11 Reserved : 14:13 Reserved Project: Format: 14:13 Reserved Project: Format: 12:11 Reserved Image: State Stat		g bit in Bits 15:0. (All implemented bits)	e set to modify correspor	Mu
14:13 Reserved Project: Format: N 14:13 Reserved Project: Format: N 12:11 Reserved 9 WIZ Hashing Mode High Bit Project: DevSNB-B+ 9 WIZ Hashing Mode High Bit Project: DevSNB-B+ Default Value: 1h Format: U1 This field adds additional hashing modes in combination with the WIZ Hashing Mode field column in the table below refers to this field (high bit) and the WIZ Hashing Mode field (<i>This field is don't care if the Hashing Disable bit is set</i> . Value Name Description Project			ved	15 Re
14:13 Reserved Project: Format: N 12:11 Reserved 10 Reserved 10 10 Reserved 10		:	ved	14:11 Re
12:11 Reserved 10 Reserved 9 WIZ Hashing Mode High Bit Project: DevSNB-B+ Default Value: 1h Format: U1 This field adds additional hashing modes in combination with the WIZ Hashing Mode field (<i>This field is don't care if the Hashing Disable bit is set.</i> Value Name Description Proj			ved	14:13 Re
10 Reserved 9 WIZ Hashing Mode High Bit Project: DevSNB-B+ Default Value: 1h Format: U1 This field adds additional hashing modes in combination with the WIZ Hashing Mode field column in the table below refers to this field (high bit) and the WIZ Hashing Mode field (<i>This field is don't care if the Hashing Disable bit is set</i> . Value Name Description Proj	MBZ	Format: ME	rved Project:	14:13 R e
9 WIZ Hashing Mode High Bit Project: DevSNB-B+ Default Value: 1h Format: U1 This field adds additional hashing modes in combination with the WIZ Hashing Mode field column in the table below refers to this field (high bit) and the WIZ Hashing Mode field (<i>This field is don't care if the Hashing Disable bit is set.</i> Value Name Description Proj			ved	12:11 Re
Project: DevSNB-B+ Default Value: 1h Format: U1 This field adds additional hashing modes in combination with the WIZ Hashing Mode field (column in the table below refers to this field (high bit) and the WIZ Hashing Mode field (column in the table below refers to this field below to the table below refers to the field (bit) and the WIZ Hashing Mode field (column in the table below refers to the table below to thetable below table below table below to the table below to table be			ved	10 Re
Default Value: 1h Format: U1 This field adds additional hashing modes in combination with the WIZ Hashing Mode field column in the table below refers to this field (high bit) and the WIZ Hashing Mode field (This field is don't care if the Hashing Disable bit is set. Value Name Description Proj			ashing Mode High Bit	9 WI
Format:U1This field adds additional hashing modes in combination with the WIZ Hashing Mode field column in the table below refers to this field (high bit) and the WIZ Hashing Mode field (This field is don't care if the Hashing Disable bit is set.ValueNameDescriptionProjection		B+	t: DevS	Pro
This field adds additional hashing modes in combination with the WIZ Hashing Mode field column in the table below refers to this field (high bit) and the WIZ Hashing Mode field (This field is don't care if the Hashing Disable bit is set.ValueNameDescriptionProjection			t Value: 1h	De
column in the table below refers to this field (high bit) and the WIZ Hashing Mode field (This field is don't care if the Hashing Disable bit is set.ValueNameDescriptionProj				
This field is don't care if the Hashing Disable bit is set.ValueNameDescriptionProj				
	(IOW DIL).			
	piect	escription Project	e Name	V
	vSNB-B+			
	vSNB-B+			
	vSNB-B+	3		
3h Reserved				



	_		MODE – GT Mode Register					
3		Sampler Disable						
	Project: DevSNB Default Value: 0h							
	Format: Enable							
	This field configures the sampler rate.							
	Value	Name	Description	Project				
	0h	Disable	Full rate sampler	DevSNB				
	1h	Enable	Half rate sampler	DevSNB				
7	WIZ Hashi	ng Mode		· · · · · · · · · · · · · · · · · · ·				
	Project:	-	DevSNB+					
	Default Va	lue: 0	h					
	Format:	ι	J1					
			shing mode in Windower. For [DevSNB-B+], the	WIZ Hashing Mode				
			his field to enable additional modes. Hashing Disable bit is set.					
		s don i care ii ine	-					
	Value	Name	Description	Project				
	0h		16x4 Checkerboard hashing	DevSNB				
	1h		8x4 Checkerboard hashing	DevSNB				
6	Reserved							
6 5	Reserved	ow Dispatch Di	sable					
-	Reserved	-	sable DevSNB					
-	Reserved TD Four R	E						
-	Reserved TD Four R Project:	Lue: C	DevSNB					
-	Reserved TD Four R Project: Default Va Format:	Lue: C	DevSNB Nh					
-	Reserved TD Four R Project: Default Va Format:	Lue: C	DevSNB Dh Enable	Project				
-	Reserved TD Four R Project: Default Va Format: This field c	lue: C E onfigures the nu	DevSNB The Enable mber of rows TD dispatchs thread into.	Project DevSNB				
-	Reserved TD Four R Project: Default Va Format: This field c Value	lue: C E onfigures the nu Name	DevSNB Dh Enable mber of rows TD dispatchs thread into. Description					
-	Reserved TD Four R Project: Default Va Format: This field c Value Oh 1h	lue: 0 E onfigures the nur Name Disable	DevSNB The second state of rows TD dispatchs thread into. Description TD dispatchs to all 4 rows	DevSNB				
5	Reserved TD Four R Project: Default Va Format: This field c Value Oh 1h	lue: C E onfigures the nui Name Disable Enable JRB Disable	DevSNB The second state of rows TD dispatchs thread into. Description TD dispatchs to all 4 rows	DevSNB				
5	Reserved TD Four R Project: Default Va Format: This field c Value 0h 1h	lue: C E onfigures the nur Disable Enable JRB Disable	DevSNB ph Enable mber of rows TD dispatchs thread into. Description TD dispatchs to all 4 rows TD dispatchs to only row0 and row1	DevSNB				
5	Reserved TD Four R Project: Default Va Format: This field of Oh 1h Full Size U Project:	lue: 0 F onfigures the num Name Disable Enable JRB Disable	DevSNB The second state of the second state o	DevSNB				
5	Reserved TD Four R Project: Default Va Format: This field of Value 0h 1h Foull Size U Project: Default Va Format:	lue: 0 F onfigures the num Name Disable Enable JRB Disable	DevSNB ph Enable mber of rows TD dispatchs thread into. Description TD dispatchs to all 4 rows TD dispatchs to only row0 and row1 DevSNB ph Enable	DevSNB				
5	Reserved TD Four R Project: Default Va Format: This field of Value 0h 1h Foull Size U Project: Default Va Format:	lue: C onfigures the num Name Disable Enable JRB Disable Lue: C	DevSNB ph Enable mber of rows TD dispatchs thread into. Description TD dispatchs to all 4 rows TD dispatchs to only row0 and row1 DevSNB ph Enable	DevSNB				
5	Reserved TD Four R Project: Default Va Format: This field of Value Oh 1h Full Size U Project: Default Va Format: This field of	lue: C onfigures the num Name Disable Enable JRB Disable lue: C sonfigures the siz	DevSNB ph Enable mber of rows TD dispatchs thread into. Description TD dispatchs to all 4 rows TD dispatchs to only row0 and row1 DevSNB ph Enable e of the URB.	DevSNB DevSNB				



3	Full Size S	F FIFO Disable		
	Project:	De	vSNB	
	Default Valu	ue: Oh		
	Format:	Ena	able	
	This field co	onfigures the size	of the FIFO between SF and PSD.	
	Value	Name	Description	Project
	0h	Enable	Full size SF FIFO	DevSNB
	1h	Disable	Half size SF FIFO	DevSNB
2	Reserved	Project: A	All Fo	rmat: MBZ
1	VS Quad T	hread Dispatch D	Disable	
	Project:	De	vSNB	
	Default Valu	ue: Oh		
	Format:	Ena	able	
	This field co	onfigures the numb	per of dispatch ports in VS unit.	
	Value	Name	Description	Project
	value			
	Oh	Enable	Quad thread dispatch enabled for VS	DevSNB



1.1.5.4 Cache_Mode_0— Cache Mode Register 0

			Node_0— Cache Mode Register 0		
Register Гуре:	r MMIO_C	S[DevSNB]			
Address Offset:	2120h [D	evSNB]			
Project:	All				
Default Value:	0000 682	20h [DevSNB]			
Access:	R/W				
Size (in bits):	32				
are imple Before cl	emented as hanging the	read/write. value of this	e operation of the Render and Sampler L2 Caches. All register, GFX pipeline must be idle i.e. full flush is req		
	gister is sav	ed and restore	ed as part of Context.		
Bit	Description				
31:16	Masks				
31:16	Masks Format:	Ν	Mask[15:0]		
31:16	Format:		Mask[15:0] llows the modification of the corresponding bit in Bits 15:0.		
31:16	Format:	oit in this field al			
	Format: A "1" in a b	it in this field al 2 Disable			
	Format: A "1" in a b Sampler L	bit in this field al .2 Disable A	llows the modification of the corresponding bit in Bits 15:0.		
	Format: A "1" in a b Sampler L Project:	oit in this field al 2 Disable A lue: C	llows the modification of the corresponding bit in Bits 15:0.		
	Format: A "1" in a b Sampler L Project: Default Va	oit in this field al 2 Disable A lue: C	llows the modification of the corresponding bit in Bits 15:0.	Project	
	Format: A "1" in a b Sampler L Project: Default Va Format:	bit in this field al 2 Disable A lue: C C	llows the modification of the corresponding bit in Bits 15:0. All Disable	Project All	
	Format: A "1" in a b Sampler L Project: Default Va Format:	bit in this field al 2 Disable A lue: C C	Ilows the modification of the corresponding bit in Bits 15:0. All Dh Disable Description		
	Format: A "1" in a b Sampler L Project: Default Va Format: Value 0h	bit in this field al 2 Disable A lue: C C	Ilows the modification of the corresponding bit in Bits 15:0. All Dh Disable	All	
	Format: A "1" in a b Sampler L Project: Default Va Format: Value Oh 1h	bit in this field al	Ilows the modification of the corresponding bit in Bits 15:0. All Dh Disable	All All t	



Droiog	ler L2 TLB Pre	fetch Enable		
Projec	t:	All		
Defau	t Value:	0h		
Forma	t:	Enable		
Valu	e Name	Description		Project
0h		TLB Prefetch I	Disabled	All
1h		TLB Prefetch I	Enabled	All
Reser	ved			
Samp	ler L2 Request	Arbitration		
Projec	t:	All		
Defau	t Value:	0h		
Forma	t:	U2		
Valu	e Name	Description		Project
00		Round Robin		All
01		Fetch are High	nest Priority	All
10		Constants are	Highest Priority	All
11		Reserved		All
STC E	viction Policy	Project: All	Format:	Disable
			acement policy. The default value blicy. This bit must be reset. LRA	
	is not supported			·
RCC E	Eviction Policy	Project: [DevSNB	+] Format:	Disable
		that non-LRA eviction po	acement policy. The default valu blicy. This bit must be reset. LR/	
If this bit is r	is not supported			
If this bit is repolicy	is not supported			
If this bit is repolicy	is not supported		: MBZ	
If this bit is repolicy	is not supported ved ved Projec		: MBZ	



Rend	er Cache Ope	rational F	lush Enable		
Proje	ct:	[AII]			
Defau	ult Value:	0h			
Form	at:	Enabl	le		
Valu	ue Name		Description		Project
0h	Disable		Operational Flush Disabled (recomr performance when not rendering to		All
1h	Enable		Operational Flush Enabled (required to the front buffer)	d when rendering	All
Erra	nta	Descrip	otion	Project	
		are not SW mus	must be 0. Operational Flushes supported in [DevSNB]. st flush the render target after front endering.	[DevSNB]	

1.1.5.5 Cache_Mode_1— Cache Mode Register 1

	Cache_Mode_1— Cache Mode Register 1
Register Typ	e: MMIO_CS [DevSNB]
Address Offs	set: 2124h [DevSNB]
Project:	All
Default Value	e: 0000 0180h
Access:	Read/32 bit Write
Size (in bits)	32
Before chang	ing the value of this register, GFX pipeline must be idle i.e. full flush is required.
This Register	is saved and restored as part of Context.
Bit	Description
31:16 N	lask Bits for 15:0
F	format: Mask[15:0]
N	fust be set to modify corresponding data bit. Reads to this field returns zero.
15 R	eserved Project: All Format: MBZ



		Cache_M		
4	Reserve	d		
3	Reserve	d		
2	HIZ Evicti	on Policy		
	Project:	Al	I	
	Default Va	alue: Oh	1	
	Format:	U1	1	
	(when thi		will have LRA as replacement policy. T ndicates the non-LRA eviction policy. F e reset.	
	Value	Name	Description	Project
	0h	1	Non-LRA eviction Policy	All
	1		LRA eviction Policy	All
1		uction and Sta	te Cache Invalidate	All
1		uction and Sta	te Cache Invalidate	All
1	DAP Instr	All	te Cache Invalidate	All
1	DAP Instr Project:	All	te Cache Invalidate	All
1	DAP Instr Project: Default Va Format: When this invalidate	All Nue: Oh U1 s field is set, D ed.	te Cache Invalidate	1 and level 2) are
1	DAP Instr Project: Default Va Format: When this invalidate	All Nue: Oh U1 s field is set, D	te Cache Invalidate	1 and level 2) are Project
1	DAP Instr Project: Default Va Format: When this invalidate Value Oh	All Nue: Oh U1 s field is set, D ed.	te Cache Invalidate te Cache Invalidate Normal Cache operation.	1 and level 2) are Project All
1	DAP Instr Project: Default Va Format: When this invalidate	All Nue: Oh U1 s field is set, D ed.	te Cache Invalidate	1 and level 2) are Project
0	DAP Instr Project: Default Va Format: When this invalidate Oh 1	All Nue: 0h U1 s field is set, D d. Name Name n Level 1 Cach	te Cache Invalidate The Provide The Cache State Caches (level The Provide The Cache State Caches (level The Caches (level The Caches (level)) The Caches (level State Caches (level)) The Caches (level State Caches (level)) The Caches (level State Caches	1 and level 2) are Project All
	DAP Instr Project: Default Va Format: When this invalidate Oh 1 Instructio Project:	All alue: 0h U1 s field is set, D ed. Name n Level 1 Cach All alue: 0h	te Cache Invalidate The Provide The Cache State Caches (level The Provide The Cache State Caches (level The Caches (level The Caches (level)) The Caches (level State Caches (level)) The Caches (level State Caches (level)) The Caches (level State Caches	1 and level 2) are Project All
	DAP Instr Project: Default Va Format: When this invalidate Oh 1 Instructio Project: Default Va	All alue: 0h U1 s field is set, D ed. Name n Level 1 Cach All alue: 0h	te Cache Invalidate AP instruction and state caches (level Description Normal Cache operation. Reserved e and In-Flight Queue Disable	1 and level 2) are Project All
	DAP Instr Project: Default Va Format: When this invalidate Oh 1 Instructio Project: Default Va Format:	All ulue: 0h U1 s field is set, D ed. Name n Level 1 Cach All ulue: 0h Dis	te Cache Invalidate AP instruction and state caches (level Description Normal Cache operation. Reserved e and In-Flight Queue Disable sable	1 and level 2) are Project All All



	Instructio	n and State Le	vel 2 Cache Fill Buffers Disable	
9	Project:			
	Default Va			
	E	D:		
	Format:	DI	sable	
	Value	Name	Description	Project
	0h		Fill Buffers are enabled.	All
	1h		Reserved	All
:7	Sampler (Cache Set XOR	selection	
	Project:	AI		
	Default Va	alue: 3h		
	Format:	U2	2	
			t only when the Sampler cache is configured in 16 wa	
	bits have r		ache is being used for immediate data or for blitter da	ta these
			Description	ta these Project
	bits have r	no effect.	-	1
	bits have r Value	no effect. Name Default	Description Default behavior to calculate set address, no	Project
	bits have r Value 00	Name Default value	Description Default behavior to calculate set address, no XOR. New_set_mask[3:0] = Tiled_address[16:13] New_set[3:0] <= New_set_mask[3:0] ^	Project All
	bits have r Value 00	Name Default value	Description Default behavior to calculate set address, no XOR. New_set_mask[3:0] = Tiled_address[16:13] New_set[3:0] <= New_set_mask[3:0] ^ Old_set[3:0]	Project All
	bits have r Value 00	Name Default value	Description Default behavior to calculate set address, no XOR. New_set_mask[3:0] = Tiled_address[16:13] New_set[3:0] <= New_set_mask[3:0] ^	Project All
	bits have r Value 00	Name Default value	Description Default behavior to calculate set address, no XOR. New_set_mask[3:0] = Tiled_address[16:13] New_set[3:0] <= New_set_mask[3:0] ^	Project All
	bits have r Value 00	Name Default value	Description Default behavior to calculate set address, no XOR. New_set_mask[3:0] = Tiled_address[16:13] New_set[3:0] <= New_set_mask[3:0] ^	Project All
	bits have r Value 00 01	Name Default value Scheme 1	Description Default behavior to calculate set address, no XOR. New_set_mask[3:0] = Tiled_address[16:13] New_set[3:0] <= New_set_mask[3:0] ^	Project All All
	bits have r Value 00 01	Name Default value Scheme 1	Description Default behavior to calculate set address, no XOR. New_set_mask[3:0] = Tiled_address[16:13] New_set[3:0] <= New_set_mask[3:0] ^	Project All All
	bits have r Value 00 01	Name Default value Scheme 1	Description Default behavior to calculate set address, no XOR. New_set_mask[3:0] = Tiled_address[16:13] New_set[3:0] <= New_set_mask[3:0] ^	Project All All
	bits have r Value 00 01	Name Default value Scheme 1	Description Default behavior to calculate set address, no XOR. New_set_mask[3:0] = Tiled_address[16:13] New_set[3:0] <= New_set_mask[3:0] ^	Project All All
	bits have r Value 00 01	Name Default value Scheme 1	Description Default behavior to calculate set address, no XOR. New_set_mask[3:0] = Tiled_address[16:13] New_set[3:0] <= New_set_mask[3:0] ^	Project All All



		Cache_M	ode_1— Cache	Mode Register	1
			Tiled_address[21] ^ Til Tiled_address[19] New_set_mask[2] = Ti	ed_address[18] ^	
			Tiled_address[17] ^ Til New_set_mask[1] = Ti Tiled_address[14] New_set_mask[0] = Ti New_set[3:0] <= New_ Old_set[3:0] Rationale: More bits or	ed_address[15] ^ ed_address[13] set_mask[3:0] ^ each XOR can give	
			better statistical uniform each XOR has different chance of aliasing on s	t bits, it reduces the	
		-			
6:5	Reserved	Pro	oject: Devs	SNB Format:	
4	Data Cach				
	Project:	All			
	Default Val	lue: 0h			
	Format:	Dis	able		
	Value	Name	Description		Project
	0h		Cache is enable		All
	1h		Reserved		All
3	Depth Rea	d Hit Write-On	y Optimization Disable		
	Project:		vSNB		
	Default Val	lue: 0h			
	Format:	Dis	able		
	Value	Name	Description		Project
	0h		Read Hit Write-only the Depth cache (RC	optimization is enabled in Z).	DevSNB+
	1h		Read Hit Write-only the Depth cache (RC	optimization is disabled in CZ).	DevSNB+



		Cache_r	<pre>Mode_1— Cache Mode Registe</pre>			
2	Depth Cac	he LRA Hun	t Feature Disable			
	Project: DevSNB					
	Default Va	lue: (Dh			
	Format:	I	Disable			
	Value	Name	Description	Project		
	0h		LRA Hunt eviction policy is enabled for Dept Cache (RCZ).	h DevSNB+		
	1h		LRA Hunt eviction policy is disabled. In this case, strict LRA eviction policy is used in Depth Cache(RCZ).	DevSNB+		
1	Instruction	n and State I	evel 2 Cache Disable			
	manucho		ever 2 Cache Disable			
	Project:					
		1				
	Project:	lue: (All			
	Project: Default Va Format:	lue: (All Dh			
	Project: Default Va Format:	lue: (All Dh Disable	Project		
	Project: Default Va Format: ISC cache	lue: (Iue: (must be inval	All Dh Disable idated before toggling this bit.	Project All		
	Project: Default Va Format: ISC cache Value	lue: (Iue: (must be inval	All Dh Disable idated before toggling this bit. Description	-		
	Project: Default Va Format: ISC cache Value Oh	lue: (Iue: (must be inval	All Dh Disable idated before toggling this bit. Description Cache is enabled.	All		
0	Project: Default Va Format: ISC cache <u>Value</u> 0h 1h	lue: (Iue: (must be inval	All Dh Disable idated before toggling this bit. Description Cache is enabled. Reserved	All		
0	Project: Default Va Format: ISC cache <u>Value</u> 0h 1h	lue: () must be inval	All Dh Disable idated before toggling this bit. Description Cache is enabled. Reserved	All		
0	Project: Default Va Format: ISC cache Oh 1h	lue: () must be inval Name	All Dh Disable idated before toggling this bit.	All		
0	Project: Default Va Format: ISC cache Oh 1h Instruction Project:	Iue: () Iue: (All Dh Disable idated before toggling this bit. Description Cache is enabled. Reserved Cache is enabled.	All		
0	Project: Default Va Format: ISC cache Oh 1h Instruction Project: Default Va	Iue: () Iue: (All Disable idated before toggling this bit. Description Cache is enabled. Reserved Cache is enabled. Reserved	All		
0	Project: Default Va Format: ISC cache Oh 1h Instruction Project: Default Va Format:	Iue: () Iue: (All Disable idated before toggling this bit. Description Cache is enabled. Reserved Cache is enabled. Reserved Cache is enabled. Cache is enabled.	All		



1.1.5.6 **INSTPM**—Instruction Parser Mode Register

	INSTPM—Instruction Parser Mode Register
Register	Type: MMIO_CS
Address	Offset: 20C0h
Project:	All
Default V	alue: 00006000h
Access:	R/W
Size (in b	
Trusted 1	
instructior Synchror	PM register is used to control the operation of the Instruction Parser. Certain classes of ins can be disabled (ignored) – often useful for detecting performance bottlenecks. Also, inizing Flush" operations can be initiated – useful for ensuring the completion (vs. only parsing) ing instructions.
Program	ming Notes:
• If	an instruction type is disabled, the parser will read those instructions but not process them.
• E	rror checking will be performed even if the instruction is ignored.
• A	Il Reserved bits are implemented.
• T	his Register is saved and restored as part of Context.
Bit	Description
31:16	Mask Bits
	Format: Mask[15:0]
	Masks: These bits serve as write enables for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.
15	Reserved Project: All Format: MBZ
14:13	Reserved
12	Reserved
11	CLFLUSH Toggle Project: DevSN Format: U1 B+
	This bit changes polarity each time the MI_CLFLUSH command completes.
10	Reserved Project: All Format: MBZ
9	TLB Invalidate Project: DevSNB+ Format: U1
	If set, this bit allows the command stream engine to invalidate the 3D render TLBs. This bit is valid



0	INSTPM—Instruction Parser Mode Register						
8	Memory Sync Enable Project: DevSNB+ Format: U1 If set, this bit allows the command stream engine to write out the data from the local caches to						
	memory. This bit is valid only with the Sync flush enable						
7	Force Sync CommandProjecDevSNB+Format:EnableOrderingt:						
	By default, driver/OS synchronization commands (MI_STORE_DATA_IMM, for instance) can execute out of order with respect to 3D state and 3D primitive commands. When set, this bit forces ordering of these command. See section 3.2.2 for a list of these commands						
6	CONSTANT_BUFFER Address Project: All Format: U1 Offset Disable						
	When this bit is clear, the 3DSTATE_CONSTANT_* Buffers' Starting Address is used as a DynamicStateOffset. I.e., it serves as an offset from the Dynamic State Base Address [DevSNB+]. Accesses will be subject to Dynamic State bounds checking.						
	When this bit is set, the 3DSTATE_CONSTANT_* Buffers' Starting Address is used as a true GraphicsAddress (not an offset). No bounds checking will be performed during access. Format = Disable						
5	Sync Flush Enable Project: All Format: U1						
	This field is used to request a Sync Flush operation. The device will automatically clear this bit before completing the operation. See Sync Flush (<i>Programming Environment</i>). Programming Note:						
	 The command parser must be stopped prior to issuing this command by setting the Stop Rings bit in register MI_MODE. Only after observing Rings Idle set in MI_MODE can a Sync Flush be issued by setting this bit. Once this bit becomes clear again, indicating flush complete, the command parser is re-enabled by clearing Stop Rings. 						
	 Sync flush in multi-context scheduling mode can be used only if there is one context in hardware and no new contexts can be scheduled till sync flush is complete. Software is expected to follow restriction above or not use Sync flush in multi-context 						
	scheduling mode Format = Enable (cleared by HW)						
	DevSNB{WA: D2}: If 0x21d0[7] = '1', the following work-around is needed						
	Write 0x2054[31:0] = 0x000FFFF < Set the idle counter to max value						
	Write 0x2700[31:0] = 0x00000000 < Wake up CS (but don't do anything)						
	Poll 0x22AC[3:0] = 0 < Guarantees render pipe is awake						
	Write 0x2050[31:0] = 0x00010001 < disable sequence						
	VT-d request(Sync Flush) < Normal VT-d cycles(Replace with Sync Flush Steps)						
	Write 0x2054[31:0] = <old value=""> < Set to value before flow began Write 0x2050[31:0] = 0x00010000 < Enable sequence (to enter RC6)</old>						



}	Media Instruction Disable Project: All Format: U1
	This bit instructs the Renderer instruction parser to parse and error-check Media instructions, but not execute them.
	Format = Disable
2	3D Rendering Instruction Disable Project: All Format: U1
	This bit instructs the Renderer instruction parser to parse and error-check 3D Rendering instructions, but not execute them. This bit must always be set by software if 3D State Instruction Disable is set. Setting this bit <i>without</i> setting 3D State Instruction Disable <i>is</i> allowed.
	Format = Disable
1	3D State Instruction Disable Project: All Format: U1
1	3D State Instruction Disable Project: All Format: U1 This bit instructs the Renderer instruction parser to parse and error-check 3D State instructions, but not execute them. This bit should <i>not</i> be set unless 3D Rendering Instruction Disable (bit 2) is also set. Format = Disable
1	This bit instructs the Renderer instruction parser to parse and error-check 3D State instructions, but not execute them. This bit should <i>not</i> be set unless 3D Rendering Instruction Disable (bit 2) is also set.
1	This bit instructs the Renderer instruction parser to parse and error-check 3D State instructions, but not execute them. This bit should <i>not</i> be set unless 3D Rendering Instruction Disable (bit 2) is also set.
	This bit instructs the Renderer instruction parser to parse and error-check 3D State instructions, but not execute them. This bit should <i>not</i> be set unless 3D Rendering Instruction Disable (bit 2) is also set. Format = Disable Texture Palette Load Instruction Project: All Format: U1



EXCC—Execute Condition Code Regis	ter					
Register Type: MMIO_CS						
Address 2028h Offset:						
t: All						
t Value: 0000000h						
Access: R/W,RO						
Size (in bits): 32						
Trusted Type: 1						
This register contains user defined and hardware generated conditions th MI_WAIT_FOR_EVENT commands. An MI_WAIT_FOR_EVENT instruct executing ring from arbitration if the selected event evaluates to a "1", wh	ion excludes the					
discarded if the condition evaluates to a "0". Once excluded a ring is enal						
when the selected condition evaluates to a "0".						
This register also contains control for the invalidation of indirect state poir	nters on context					
restore.						
Bit Description						
31:16 Mask Bits						
Format: Mask[15:0]						
These bits serves as a write enable for bits 15:0. If this register is written w these bits clear the corresponding bit in the field 15:0 will not be modified.						
Reading these bits always returns 0s.						
15:12 Reserved Project: All Format: MBZ						
	Forma U32 t:					
This field keeps track of whether or not an indirect state pointer comm parsed in the current context. Clears either on a context save or expli flush command						
10:7 Pending Indirect State Project: All Forma U32 Counter t:						
This field keeps track of the maximum number of indirect state point system. When the register is saved/restored, it saves either a value of This field is Read-Only						
6:5 Reserved Project: All Format: MBZ						
4:0 User Defined Condition Codes						
The software may signal a Stream Semaphore by setting the Mask bit together to match the bit field specified in a WAIT_FOR_EVENT (Sem						

1.1.5.7 EXCC—Execute Condition Code Register



1.1.5.8 **FBC RT BASE ADDRESS REGISTER**

		FBC_RT	_BASE_ADDR_REGISTER				
Register T	ype: MMI	0					
Address O	offset: 2128	2128h {DevSNB]					
Project:	All						
Default Va	lue:						
Access:	Read	d/32 bit Write					
Size (in bit	· ·						
This Regist	ter is saved a	and restored as p	part of Context.				
Bit			Description				
31:12	OR in the must be pr This base can be onl	GGTT (in the sin ogrammed in eit address must be y programmed o at render target b	TT (in the single-context scheduling mode) For the render target. This register ammed in either multi-context scheduling or single-context scheduling mode. ress must be the one that is either front buffer or the back-buffer (a flip target). It ogrammed once per context. It must be programmed before any draw call ender target base address. Base Address[31:12]				
	Must be set to modify corresponding data bit. Reads to this field returns zero.						
11:2	Reserved	Project:	All Format: MBZ				
1	FBC Front Buffer Target						
	Project: All						
	Default Value: 0h						
	Format: Enable						
	Value	Name	Description	Project			
	Oh		FBC is targeting the Back Buffer for compression. This buffer can be cached in the MLC/LLC, so a GFDT flush is required before FBC can begin compression.	All			
	1h		FBC is targeting the Font Buffer for compression. This buffer cannot be cached in the MLC/LLC. FBC compression can begin after any RC flush.	All			



PPGTT Render Target Base Address Valid for FBC							
Project:		All					
Security:		None					
Access:		None					
Exists If:		Always					
Default Value:		0h	0h DefaultVaueDesc				
Mask:		MMIO(0x2000)#16					
Format:		Ena	Enable FormatDesc		ormatDesc		
Address:		Gra	GraphicsAddress[31:0]				
Surface Type:		U3	U32				
Range 0		02	.2^32-1				
BitFieldDesc							
Value	Name		Description		Project		
0h			Base address in this register [31: not valid and therefore FBC will r any modifications from rendering	ot get			
1h			Base address in this register [31: valid and HW needs to compare current render target base addres this base address to provide modifications to FBC.	the			

1.1.5.9 RVSYNC – Render/Video Semaphore Sync Register

Register Type:		MMIO_CS				
Address Offset:		2040h				
Project:		All				
Default Value:		0000000h				
Access:		R/W				
Size (in b	oits):	32				
Trusted 1	Гуре:	1				
This regis	ster is v	written by VCS, read by CS.				
Bit		Description				
31:0	Semaphore Data					
	Sem	aphore data for synchronization between render engine and video codec engine.				



1.1.5.10 RBSYNC – Render/Blitter Semaphore Sync Register

Register	Type:	MMIO_CS					
Address Offset:		2044h					
Project:		All					
Default Value:		0000000h					
Access:		R/W					
Size (in b	oits):	32					
Trusted	Гуре:	1					
This regi	ster is v	vritten by BCS, read by CS.					
Bit		Description					
04.0	Sem	Semaphore Data					
31:0							

1.1.5.11 SEMA_REG—Semaphore General Sync Registers

S	SEMA_REG—Semaphore General Sync Registers					
Register Type:	MMIO_CS					
Address Offset:	2680-26FFh					
Project:	All					
Default Value:	Oh					
Access:	R/W					
Size (in bits):	32 registers x 32b					

This register contains the semaphore value to be compared with the value specifed in the MI_SEMAPHORE_MBOX command. The register value in the command will be compared with the MMIO offset specifed in the table below:

Register Number	MMIO Offset
0	0x2680
1	0x2684
2	0x2688
3	0x268C



	SEMA_R
4	0x2690
5	0x2694
6	0x2698
7	0x269C
8	0x26A0
9	0x26A4
10	0x26A8
11	0x26AC
12	0x26B0
13	0x26B4
14	0x26B8
15	0x26BC
16	0x26C0
17	0x26C4
18	0x26C8
19	0x26CC
20	0x26D0
21	0x26D4
22	0x26D8
23	0x26DC



	SEMA_	REG—Semaphore General Sync Registers
24	0x26E0	
25	0x26E4	
26	0x26E8	3
27	0x26E0	
28	0x26F0	
29	0x26F4	
30	0x26F8	
31	0x26F0	
Bit		Description
31:0	Semaphore	Data
	Semaphore of	ata for synchronization between render engine and video codec engine.



1.1.6 **RINGBUF** — Ring Buffer Registers

See the "Device Programming Environment" chapter for detailed information on these registers

1.1.6.1 RING_BUFFER_TAIL

	RING_BUFFER_TAIL
Register Type:	MMIO_CS
Address Offset:	2030h
Project:	All
Default Value:	0000000h
Access:	R/W
Size (in bits):	32
These registers	are used to define and operate the "ring buffer" mechanism which can be used to pass

These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the *Programming Interface* chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.

Ring Buffer Tail Offsets must be properly programmed before ring is enabled. A Ring Buffer can be enabled when empty.

Bit	Description
31:21	Reserved Project: All Format: MBZ
20:3	Tail Offset
	Project: All
	Format: U18 QWord Offset
	This field is written by software to specify where the valid instructions placed in the ring buffer end. The value written points to the QWord <i>past</i> the last valid QWord of instructions. In other words, it can be defined as the <i>next</i> QWord that software will write instructions into. Software must write subsequent instructions to QWords following the Tail Offset, possibly wrapping around to the top of the buffer (i.e., software can't skip around within the buffer). Note that all DWords prior to the location indicated by the Tail Offset must contain valid instruction data – which may require instruction padding by software. See Head Offset for more information.
2:0	Reserved Project: All Format: MBZ



1.1.6.2 RING_BUFFER_HEAD

RING_BUFFER_HEAD							
Register Type:	MMIO_CS						
Address Offset:	2034h						
Project:	All						
Default Value:	0000000h						
Access:	R/W						
Size (in bits):	32						

These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the *Programming Interface* chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.

Ring Buffer Head Offsets must be properly programmed before ring is enabled. A Ring Buffer can be enabled when empty.

Bit	Description						
31:21	Wrap Count						
	Project:	All					
	Default Value:	0h					
	Format:	U11	count of ring buffer wraps				
	buffer back to the Head Offset field	start (i.e., whe effectively created with instruct	enever the Head Offset wraps from the end of the never it wraps back to 0). Appending this field to the ates a virtual 4GB Head "Pointer" which can be used ons placed in a ring buffer. The Wrap Count itself will				



20:2	Head Offset			
	Project:	All		
	Format:	U19	DWord Offset	
	the RB is ena UNDEFINED executes inst	abled. (Writing the Hea). Subsequently, the c ructions – until it react	elect the first DWord to be parsed of ad Offset while the RB is enabled i device will increment this offset as hes the QWord specified by the Ta is considered "empty".	s it
	Programmin	g Notes		Project
		-	containing some number of valid	Project All
1	A RB can instructions.	be enabled empty or	containing some number of valid	



1.1.6.3 RING_BUFFER_START

		RING_BUFFER_START
Register 1	Type: MMIO_CS	
Address Offset:	2038h	
Project:	All	
Default Va	alue: 00000000h	
Access:	R/W	
Size (in bi	ts): 32	
ring buffer	is defined by a 4	interface. The buffer itself is located in a physical memory region. The Dword register set that includes starting address, length, head offset, tail
of the para	ameters specified	n. Refer to the <i>Programming Interface</i> chapter for a detailed description n this ring buffer register set, restrictions on the placement of ring buffer and in how the ring buffer can be used to pass instructions.
of the para	ameters specified	n this ring buffer register set, restrictions on the placement of ring buffer
of the para memory, a	ameters specified	n this ring buffer register set, restrictions on the placement of ring buffer ad in how the ring buffer can be used to pass instructions.
of the para memory, a Bit	ameters specifiec arbitration rules, a	n this ring buffer register set, restrictions on the placement of ring buffer ad in how the ring buffer can be used to pass instructions.
of the para memory, a Bit	ameters specified arbitration rules, a Starting Address	n this ring buffer register set, restrictions on the placement of ring buffer ad in how the ring buffer can be used to pass instructions. Description All
of the para memory, a Bit	ameters specified arbitration rules, a Starting Address Project: Address:	n this ring buffer register set, restrictions on the placement of ring buffer ad in how the ring buffer can be used to pass instructions. Description All GraphicsAddress[31:12]
of the para memory, a Bit	Starting Address Project: Address: Surface Type: This field specifie buffer. Address t	n this ring buffer register set, restrictions on the placement of ring buffer ad in how the ring buffer can be used to pass instructions. Description All GraphicsAddress[31:12] RingBuffer Bits 31:12 of the 4KB-aligned starting Graphics Address of the ring as 31 down to 29 must be zero.
of the para memory, a Bit	Ameters specified arbitration rules, a Starting Address Project: Address: Surface Type: This field specifie buffer. Address b All ring buffer page	n this ring buffer register set, restrictions on the placement of ring buffer ad in how the ring buffer can be used to pass instructions. Description All GraphicsAddress[31:12] RingBuffer Bits 31:12 of the 4KB-aligned starting Graphics Address of the ring Image: Comparison of the terms



1.1.6.4 RING_BUFFER_CONTROL

-

		RING_	BUFF	ER_CO	NTROL		
Register T	ype: MMIO	CS					
Address O	ffset: 203Ch						
Project:	All						
Default Va	lue: 00000)00h					
Access:	R/W						
Size (in bit							
nstructions ing buffer offset, and of the para	s to the comn is defined by control inforr meters speci	d to define and o nand interface. T a 4 Dword regist nation. Refer to fied in this ring bu s, and in how the	he buffei er set tha he <i>Progi</i> uffer regis	r itself is loc at includes ramming In ster set, res	cated in a phys starting addres <i>terface</i> chapte strictions on the	ical memo ss, length, l r for a deta e placemer	ry region. The head offset, tail ailed description nt of ring buffer
Bit				Description	on		
31:21	Reserved	Project: All				Format:	MBZ
20:12	Buffer Leng	th					
	Project:	All					
	Format:	U9			C	ount of 4 KE	B pages
	Range	01FF					
		written by SW to sp = 1 page = 4 KB, 1	-	-	-	KB Pages.	
11	RB Wait	Project:	All	Format:	Boolean		
	waiting. Soft	t this ring has exect ware can write a "· n event and this bit rbitration.	l" to clear	this bit, write	e of "0" has no e	ffect. When	the RB is
10	Semaphore	Wait Project:	DevSN B+	Format:	U32		
	compare and no effect. Wh	t this ring has exec d is currently waitin hen the RB is waitin hated and the RB w	g. Softwa	re can write compare to i	a "1" to clear thi meet and this bit	s bit, write o	of "O" has

MBZ

Format:

Reserved

Project:

All

9:3



	Automatic Report Head Pointer							
Project: All								
"Head Poi Status Pa	nter" register (register DWord 1) ge. Automatic reporting can eith	to the corresponding location within the Har	dware					
Value	Name	Description	Project					
0h	MI_AUTOREPORT_OFF	Automatic reporting disabled	All					
1h	MI_AUTOREPORT_64KB MI_AUTOREPORT_4KB	Report every 16 pages (64KB) When the Per-Process Virtual Address Space bit is set, the ring buffer reports every 4KB	All					
2h	Reserved	Reserved	All					
3h MI_AUTOREPORT_128KB Report every 32 pages (128KB)								
Programming Notes								
When the Per-Process Virtual Address Space bit is set and automatic head reporting is desired, this field must be set to option 1 since the ring buffer will be only 16KB in size. The head pointer will be reported to the head pointer location in the PP HW Status Page when it passes each 4KB page boundary. When the above-mentioned bit is reset, reporting will behave just as on the prior devices (as documented above), and option 1 will report on 64KB boundary.								
Ring Buff	er Enable Project: All	Format: Enable						
	"Head Poi Status Pa boundarie Oh 1h 2h 3h Progran When th reporting only 16k the PP H above-m documer	 "Head Pointer" register (register DWord 1) Status Page. Automatic reporting can eith boundaries within the ring buffer. Value Name MI_AUTOREPORT_OFF 1h MI_AUTOREPORT_64KB MI_AUTOREPORT_64KB 2h Reserved 3h MI_AUTOREPORT_128KB Programming Notes When the Per-Process Virtual Address reporting is desired, this field must be se only 16KB in size. The head pointer will the PP HW Status Page when it passes above-mentioned bit is reset, reporting we documented above), and option 1 will reserved 	ValueNameDescription0hMI_AUTOREPORT_OFFAutomatic reporting disabled1hMI_AUTOREPORT_64KB MI_AUTOREPORT_4KBReport every 16 pages (64KB) When the Per-Process Virtual Address Space bit is set, the ring buffer reports every 4KB2hReservedReserved3hMI_AUTOREPORT_128KBReport every 32 pages (128KB)Programming NotesWhen the Per-Process Virtual Address Space bit is set and automatic head reporting is desired, this field must be set to option 1 since the ring buffer will be only 16KB in size. The head pointer will be reported to the head pointer location in the PP HW Status Page when it passes each 4KB page boundary. When the above-mentioned bit is reset, reporting will behave just as on the prior devices (as documented above), and option 1 will report on 64KB boundary.					



	0			ding Head Pointer Register	
Register	Type: MMIC)_CS			
Address 2134h Offset:					
Project: All					
Default V	alue: 0000	0000h			
Access:	R/W				
Size (in b	its): 32				
Bit				Description	
31:3	Head Poin	ter Address			
	Project:		All		
	Default Val	ue:	0h		
	Address:		Graphic	sAddress[31:3]	
				Address offset where execution should continue in MI_ARB_CHECK command.	the ring
2:1	Reserved	Project:	All	Format: MBZ	
۲.۱					
0	Head Poin	ter Valid			
	Head Poin Project:		All		
			All 0h		
	Project:	ue:			
	Project: Default Val Format: This bit is s MI_ARB_C	ue: et by the soft HECK comm	0h U1 ware to and is p	request a pre-emption. It is reset by hardware wher barsed by the command streamer. The hardware us s register at the time the reset is generated.	
	Project: Default Val Format: This bit is s MI_ARB_C	ue: et by the soft HECK comm	0h U1 ware to and is p ed in this	arsed by the command streamer. The hardware us	
	Project: Default Val Format: This bit is s MI_ARB_C head pointe	ue: et by the soft HECK comm er programme	0h U1 ware to and is p ed in this	arsed by the command streamer. The hardware us sregister at the time the reset is generated.	ses the

1.1.6.5 UHPTR — Pending Head Pointer Register



1.1.7 Watchdog Timer Registers

These 2 registers together implement a watchdog timer. Writing ones to the control register enables the counter, and writing zeroes disables the counter. The 2nd register is programmed with a threshold value which, when reached, signals an interrupt then resets the counter to 0. Program the threshold value before enabling the counter or extremely frequent interrupts may result.

Note that the counter itself is not observable. It increments with the main render clock.

1.1.7.1 PR_CTR_CTL—Render Watchdog Counter Control

Register ⁻	Type: MMIO_(CS						
Address Offset:	2178h							
Project:	All							
Default Va	alue: 0000 00	01h						
Access:	R/W							
Size (in b	its): 32							
Bit			Doc	cription				
ы			Des	cription				
31	Count Select	Project:	[DevSI	NB]	Format:	select		
	0 – Use the timestamp to increment the watchdog count (every 640ns)							
		xed function clock						
	0		Droject	All	Format:	U32		
30:0	Counter logi	сор	Project:	All	Fumal.	0.52		

Writing 1 into this register causes a core render clock counter to be stopped and reset to 0.



1.1.7.2 PR_CTR_THRSH—Render Watchdog Counter Threshold

PR_CTR_THRSH—Render Watchdog Counter Threshold									
Register	Register Type: MMIO_CS								
Address Offset:	217Ch								
Project:	All								
Default V	alue: 0014 5855h								
Access:	R/W								
Size (in b	bits): 32								
Bit		Desc	ription						
31:0	Counter logic Threshold	Project:	All	Format:	U32				
This field specifies the threshold that the hardware checks against for the value of the render clock counter before generating an interrupt. The counter in hardware generates an interrupt when the threshold is reached, rolls over and starts counting again. The interrupt generated is the "Media Hang Notify" interrupt since this watchdog timer is intended primarily to remedy VLD hangs on the main pipeline.									

1.1.7.3 PR_CTR—Render Watchdog Counter

PR_CTR—Render Watchdog Counter									
Register 1	Register Type: MMIO_CS								
Address Offset:	:	2190h							
Project:		All							
Default Va	alue:	0000 0000h							
Access: RO									
Size (in bi	its):	32							
Bit			Desc	ription					
31:0	Coun	ter Value	Project:	All	Format:	U32			
	This register reflects the render watchdog counter value itself. It cannot be written to.								



1.1.8 Interrupt Control Registers

The Interrupt Control Registers described below all share the same bit definition. The bit definition is as follows:

Table 1-1. Bit Definition for Interrupt Control Registers

Bit	Description					
31:10	Reserved. MBZ These bits may be assigned to interrupts on future products/steppings.					
9	Performance Monitoring Buffer Half-Full Interrupt: For internal trigger (timer based) based reporting, if the report buffer crosses half full limit, this interrupt is generated.					
8	Context Switch Interrupt: Set when a context switch has just occurred. Per-Process Virtual Address Space bit needs to be set for this interrupt to occur.					
7	Page Fault: This bit is set whenever there is a pending PPGTT (page or directory) fault.					
6	Timeout Counter Expired: Set when the render pipe timeout counter (0x02190) has reached the timeout thresh-hold value (0x0217c).					
5	L3 Parity Error: When this bit is set, L3 cache controller is indicating that it has encountered an parity error while checking the data.					
4	PIPE_CONTROL Notify Interrupt: The Pipe Control packet (Fences) specified in <i>3D pipeline</i> document may optionally generate an Interrupt. The Store QW associated with a fence is completed ahead of the interrupt.					
3	Render Command Parser Master Error: When this status bit is set, it indicates that the hardware has detected an error. It is set by the device upon an error condition and cleared by a CPU write of a one to the appropriate bit contained in the Error ID register followed by a write of a one to this bit in the IIR. Further information on the source of the error comes from the "Error Status Register" which along with the "Error Mask Register" determine which error conditions will cause the error status bit to be set and the interrupt to occur. Page Table Error: Indicates a page table error.					
	Instruction Parser Error: The Renderer Instruction Parser encounters an error while parsing an instruction.					
2	Sync Status: This bit is set in the Hardware Status Page DW offset 0 when the Instruction Parser completes a flush with the sync enable bit active in the INSTPM register. The toggle event will happen after the render engine is flushed. The HW Status DWord write resulting from this toggle will cause the CPU's view of graphics memory to be coherent as well (flush and invalidate the render cache). It is the driver's responsibility to clear this bit before the next sync flush with HWSP write enabled					
1	Reserved					
0	Render Command Parser User Interrupt: This status bit is set when an MI_USER_INTERRUPT instruction is executed on the Render Command Parser. Note that instruction execution is not halted and proceeds normally. A mechanism such as an MI_STORE_DATA instruction is required to associate a particular meaning to a user interrupt.					



The following table specifies the settings of interrupt bits stored upon a "Hardware Status Write" due to ISR changes:

Bit	Interrupt Bit	ISR bit Reporting via Hardware Status Write (when unmasked via HWSTAM)
9	Performance Monitoring Buffer Half-Full Interrupt	Set when event occurs, cleared when event cleared
8	Context Switch Interrupt: Set when a context switch has just occurred.	Not supported to be unmasked
7	Page Fault: This bit is set whenever there is a pending PPGTT (page or directory) fault.	Set when event occurs, cleared when event cleared
6	Reserved	
5	Reserved	
4	PIPE_CONTROL packet - Notify Enable	0
3	Master Error	Set when error occurs, cleared when error cleared
2	Sync Status	Toggled every SyncFlush Event
1	Reserved	
0	User Interrupt	0



1.1.8.1 HWSTAM — Hardware Status Mask Register

Hardware Status Mask Register					
Register Type:	MMIO_CS				
Address Offset:	2098h				
Project:	All				
Default Value:	FFFF FFFFh				
Access:	R/W, RO				
Size (in bits):	32				
Trusted Type:	1				
The HWSTAM	register has the same format as the Interrupt Control Registers. The bits in this				

The HWSTAM register has the same format as the Interrupt Control Registers. The bits in this register are "mask" bits that prevent the corresponding bits in the Interrupt Status Register from generating a "Hardware Status Write" (PCI write cycle). Any unmasked interrupt bit (HWSTAM bit set to 0) will allow the Interrupt Status Register to be written to the ISR location (within the memory page specified by the Hardware Status Page Address Register) when that Interrupt Status Register bit changes state.

Programming Note:

- To write the interrupt to the HWSP, the corresponding IMR bit must also be clear (enabled).
- At most 1 bit can be unmasked at any given time.

Bit	Description							
31:0	Hardware Status Mask Register							
	Project:	All						
	Default Value:	FFFFFFFh	DefaultVaueDesc					
	Format:	Array of Masks						
	Refer to Interrupt C	ontrol Register sectior	n for bit definitions, Reserved bits are RO					



1.1.8.2 IMR—Interrupt Mask Register

IMR—Interrupt Mask Register								
Register Type: MMIO_CS								
Address (Offset: 20	A8h						
Project:	Al	l						
Default Va	alue: FF	FFF FFFFh						
Access:	R/	W, RO						
Size (in bi	<mark>its):</mark> 32) -						
CPU interi Bit	til cleared by software. "Masked" bits will not be reported in the IIR and therefore cannot generate rrupts. Description							
31:0	Interrupt	Mask Bits						
	Project:	All						
	Default V	alue: FFF	F FFFFh					
	Format:	Format: Array of interrupt Refer to Table 3-4 in Interrupt Control mask bits Register section for bit definitions						
	This field contains a bit mask which selects which interrupt bits (from the ISR) are reported in the IIR. Reserved biths in teh Interrupt Control Register are RO							
	Value Name Description Project							
Oh Not Masked Will be reported in the IIR All								
	On Not wasked Will be reported in the lifk All 1h Masked Will not be reported in the lifk All							



1.1.8.3 Hardware-Detected Error Bit Definitions (for EIR, EMR, ESR)

This section defines the Hardware-Detected Error bit definitions and ordering that is common to the EIR, EMR and ESR registers. The EMR selects which error conditions (bits) in the ESR are reported in the EIR. Any bit set in the EIR will cause the Master Error bit in the ISR to be set. EIR bits will remain set until the appropriate bit(s) in the EIR is cleared by writing the appropriate EIR bits with '1' (except for the unrecoverable bits described below).

The following table describes the Hardware-Detected Error bits:

Table 1-2. Hardware-Detected Error Bits

Bit	Description
31:5	Reserved: MBZ
4	Page Table Error : This bit is set when a Graphics Memory Mapping Error is detected. The cause of the error is indicated (to some extent) in the PGTBL_ER register.
	Note: This error indications can not be cleared except by reset (i.e., it is a fatal error). 1 = Page table error
3	Memory Privilege Violation Error. This bit is set if a command in a non-secure batch buffer attempts an operation to the GGTT (this can only happen in commands that contain a PPGTT vs. GGTT selector). The command will be executed as if the selector bit indicated PPGTT and parsing will continue.
2	Command Privilege Violation Error. This bit is set if a command classified as privileged is parsed in a non-secure batch buffer. The command will be converted to a NOOP and parsing will continue.
1	Reserved: MBZ
0	Instruction Error: This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction.
	 Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported).
	2) Defeatured MI Instruction Opcodes:
	1: Instruction Error detected.
	Note: This error indications cannot be cleared except by reset (i.e., it is a fatal error).



1.1.8.3.1 EIR — Error Identity Register

		EIR —	Error Identity Register					
Register Type: MMIO_CS								
Address Offset:	ress 20B0h							
Project:	All							
Default Va		0000h						
Access:	R/W,	RO						
Size (in bit	,		has a fillen har an Data stad Eman Osmalitian hits. An	hit and in this				
register wil	cause the I	Master Error bit in th	lues of Hardware-Detected Error Condition bits. Any e ISR to be set. The EIR register is also used by sof opriate bit(s)), except for ther unrecoverable bits desc	tware to clear				
Bit			Description					
31:16	Reserved	Project: All	Format: MBZ					
15:0	Error Iden	tity Bits						
	Project:	All						
	Default Va	lue: Oh						
	Format:		of Error See Table 1 5. Hardware-Detected tion bits	Error Bits				
	EMR regis of the Inte error by w	ter. The logical OR rrupt Status Registe riting a '1' to the app	sistent values of ESR error status bits that are unmas of all (defined) bits in this register is reported in the N r. In order to clear an error condition, software must propriate bit(s) in this field. If required, software shou rror bit of the IIR. Reserved bits are RO.	laster Error bit first clear the				
	Bit		Description					
	31:5	Reserved: MBZ						
	Value	Name	Description	Project				
	1h	Error occurred	Error occurred	All				
	Program	Project						
	Writing a the Page cleared e	All						



1.1.8.3.2 EMR—Error Mask Register

	EMR—Error Mask Register								
Register '	Type: MMIO_CS								
Address Offset:	20B4h								
Project:	All								
Default V	alue: FFFF FFFFh								
Access:	R/W, RO								
Size (in b	its): 32								
		vill persist in the EIR until cleared by software. "Masked" bits will not be e cannot generate Master Error conditions or CPU interrupts. Reserved bits Description	ts						
Dit		Description							
31:16	Reserved Project	ct: All Format: MBZ							
15:0	Error Mask Bits								
	Project:	All							
	Default Value:	FFFF FFDFh							
	Format:	Array of error See Table 1 5. Hardware-Detected Error Bits bits							
	This register contains reported in the EIR.	s a bit mask that selects which error condition bits (from the ESR) are							
			_						

Value	Name	Description	Project
0h	Not Masked	Will be reported in the EIR	All
1h	Masked	Will not be reported in the EIR	All

1.1.8.3.3 ESR—Error Status Register

ESR—Error Status Register							
Register Ty	v <mark>pe:</mark> N	/MIO_CS					
Address 20B8h Offset:							
Project: All							
Default Val	ue: C	0000 0000h					
Access:	F	RO					
Size (in bits	s): 3	32					
definition "persistent E	The ESR register contains the current values of all Hardware-Detected Error condition bits (these are all by definition "persistent"). The EMR register selects which of these error conditions are reported in the persistent EIR (i.e., set bits must be cleared by software) and thereby causing a Master Error interrupt condition to be reported in the ISR.						
Bit		Description					
31:16	Reser	ved Pr	oject:	All	Format:	MBZ	



5:0	Error Sta	tus Bits		
	Project:		All	
	Default Va	alue:	0h	
	Format:		Array of error condition bits	See Table 1 5. Hardware-Detected Error Bits
	-		ha nan naraiatant	waluas of all hardware detected arror condition hit
	I his regis	ster contains t	ine non-persistent	t values of all hardware-detected error condition bit
	Value	Name	Descripti	I



1.1.9 Logical Context Support

1.1.9.1 BB_ADDR—Batch Buffer Head Pointer Register

	BB_/	ADDR—Ba	tch Buffer Head Pointer Registe	er			
Register Type: MMIO_CS							
Address Offset:	2140h						
Project:	All						
Default Va	alue: 0000 0000 0000 0000h						
Access:	RO						
Size (in bi							
This regist	ter contains	the current DWord	d Graphics Memory Address of the last-initiated bate	ch buffer.			
	ning Restrie						
This regist	ter should N	EVER be program	med by driver, this is for HW internal use only.				
Bit			Description				
31:2	Batch Buf Pointer	fer Head Pro	ect: All Format: GraphicsAddress[31:2]			
	Buffer is c		rd-aligned Graphics Memory Address where the las ommands. If no batch buffer is currently active, the v ingless.				
1	Reserved	Project: A	II Format: MBZ				
0	Valid						
	Project:	All					
	Default Va	lue: 0h					
	Format:	U1					
	Value	Name	Description	Project			
	0h	Invalid	Batch buffer Invalid	All			
I		Valid	Batch buffer Valid	All			



1.1.9.2 BB_STATE – Batch Buffer State Register

	BB_STATE – Batch Buffer State Register
Register Type:	MMIO_CS
Address Offset:	2110h
Project:	All
Default Value:	0000 0000h
Access:	RO
Size (in bits):	32

This register contains the attributes of the last batch buffer initiated from the Ring Buffer. These include the security indicator.

This register should *not* be written by software directly. Software should always set these fields via the MI_BATCH_BUFFER_START command when initiating a batch buffer.

{DevSNB] This register is *not* restored with context. As a consequence, MI_WAIT_FOR_EVENT cannot enter RC6 inside a batch buffer with any of these attributes set

					Descriptic	n			
31:8	Reserved	Project:	All	Format:	MBZ				
7	Reserved		Project:		Format:				
6	Clear Cor Buffer En		Project:	All	Format:	U1			
		batch buffer ess of the ba					rotected men ea.	nory area.	
5	Buffer Se	curity Indic	ator						
	Project:		All						
	Default Va	alue:	0h						
	Format:		MI_Buffe	rSecurityT	уре				
	If set, this batch buffer is non-secure and cannot execute privileged commands nor access privileged (GGTT) memory. It will be accessed via the PPGTT. If clear, this batch buffer is secure and will be accessed via the GGTT. Note: This field reflects the effective security level and may not be the same as the Buffer							i	
								as the Buffer	
		ndicator writ						as the Buffer	
						_STÁRT.		Project	
	Security Ir	ndicator writ	ten using N	/II_BATCH	I_BUFFER	_STÁRT.			
	Security Ir	ndicator writh	ten using N	/II_BATCH	I_BUFFER Description	_STÅRT.	emory	Project	
4	Security Ir Value Oh	Name MIBUFFEF MIBUFFEF	ten using N	/II_BATCH	I_BUFFER Description	_STÁRT. on I GGTT me	emory	Project	



1.1.9.3 CTXT_SR_CTL – Context Save/Restore Control Register

С	ТХТ	SR_CTL – Context Save/Restore Control Register
Register T	ype:	2714h [DevSNB]
Address Offset:		2714h
Project:		All
Default Va	lue:	0000 0000h
Access:		R/W
Size (in bi	ts):	32
This regist	er is sa	aved and restored with context.
Bit		Description
31:2	Rese	erved Project: All Format: MBZ
1	Rese	erved
0	Reno Inhit	der Context Restore Project: All Format: U1 it
	that i conte rende rende	is not a true register bit. This bit should be set in the context image of a ring context s being submitted for the first time. Setting this bit will inhibit the restoring of render ext (including extended context if applicable) so that restoring of an uninitialized er context can be prevented. This bit will always be set on a context save (since the er context cannot be uninitialized on context save – it will always contain at least ult values.)

1.1.9.4 CCID—Current Context Register

CCID—Current Context Register				
Register Type:	MMIO_CS			
Address Offset:	2180h			
Project:	All			
Default Value:	0000 0000h			
Access:	R/W			
Size (in bits):	32			

Programming Note: The CCID register must not be written directly (via MMIO) unless the Command Streamer is completely idle (i.e., the Ring Buffer is empty and the pipeline is idle). Note that, under normal conditions, the CCID register should only be updated from the command stream using the MI_SET_CONTEXT command.



			—Curr							
Bit	Description									
31:12	Logical F	Render Conte	xt Addre	ess (LRCA)						
	Project:	A	All							
	Default Value: 0h									
	Address: GraphicsAddress[31:11]									
	Rendering	contains the 4 g Context. Bit	t 11 MBŽ.			,			·	0
	This regis Context) i	ster will point to if loaded using	o a Logica 3 MI_SET	al Pipeline (_CONTEXT	Context	(a subse	et of a	Logica	l Rende	ring
11:10	Reserved	Project:	All	Format:	MBZ					
9	Reserved									
8	Reserved	Project:	All	Format:	Must	be '1'				
7:4	Reserved Project: All Format: MBZ									
		Project: A	1			Forr	nat:	MBZ		
3		•	ll Project:	All Fc	ormat:	Forr Enable	nat:	MBZ		
	Extended Enable If set, the e	•	Project: dentified ir	n the Logical	Context	Enable Data sect	ion of	the Mer	nory Data	<u></u> а
	Extended Enable If set, the e	State Save F extended state in apter, is saved State F	Project: dentified ir	n the Logical switching <u>aw</u>	Context	Enable Data sect	ion of	the Mer	nory Data	a
3	Extended Enable If set, the e Formats ch Extended Restore En If set, the e	State Save F extended state in apter, is saved State F	Project: dentified ir as part of Project: dentified ir	h the Logical switching <u>aw</u> All Fo	Context ray from ormat: Context	Enable Data sect this logica Enable Data sect	ion of al cont	the Mer ext. the Mer	nory Data	
3	Extended Enable If set, the e Formats ch Extended Restore En If set, the e	State Save F extended state in hapter, is saved State F nable extended state in	Project: dentified ir as part of Project: dentified ir	h the Logical switching <u>aw</u> All Fo	Context ray from ormat: Context	Enable Data sect this logica Enable Data sect	ion of al cont	the Mer ext. the Mer	nory Data	
3	Extended Enable If set, the e Formats ch Extended Restore En If set, the e Formats ch	State Save F extended state in hapter, is saved State F nable extended state in	Project: dentified ir as part of Project: dentified ir	h the Logical switching <u>aw</u> All Fo	Context ray from ormat: Context	Enable Data sect this logica Enable Data sect	ion of al cont	the Mer ext. the Mer	nory Data	
3	Extended Enable If set, the e Formats ch Extended Restore En If set, the e Formats ch Valid	State Save F extended state in napter, is saved State F nable extended state in napter, was load	Project: dentified ir as part of Project: dentified ir	h the Logical switching <u>aw</u> All Fo	Context ray from ormat: Context	Enable Data sect this logica Enable Data sect	ion of al cont	the Mer ext. the Mer	nory Data	
3	Extended Enable If set, the e Formats ch Extended Restore En If set, the e Formats ch Valid Project:	State Save F extended state in napter, is saved State F nable extended state in napter, was load	Project: dentified ir as part of Project: dentified ir	h the Logical switching <u>aw</u> All Fo	Context ray from ormat: Context	Enable Data sect this logica Enable Data sect	ion of al cont	the Mer ext. the Mer	nory Data	
3	Extended Enable If set, the e Formats ch Extended Restore En If set, the e Formats ch Valid Project: Default Val	State Save F extended state in hapter, is saved State F nable extended state in hapter, was load All lue: 0h	Project: dentified ir Project: dentified ir ded (or res	h the Logical switching <u>aw</u> All Fo	Context ray from ormat: Context	Enable Data sect this logica Enable Data sect	ion of al cont	the Mer ext. the Mer	nory Data	a
3	Extended Enable If set, the e Formats ch Extended Restore En If set, the e Formats ch Valid Project: Default Val Format:	State Save F extended state in apter, is saved State F nable extended state in apter, was load All lue: 0h U1	Project: dentified ir as part of Project: dentified ir ded (or res Descr The o switch	All For the Logical of All For the Logical of tored) as par	Context ray from mat: Context t of swite this regis he conte	Enable Data sect this logica Enable Data sect ching <u>to</u> th	ion of al cont ion of is logi	the Mer ext. the Mer cal cont	nory Data ext.	a



1.1.9.5 CXT_SIZE—Context Sizes

		CXT_S	SIZE—	Context Si	zes
Register Address Project: Default V Access: Size (in t	Offset: /alue:	MMIO_CS Write: 21A8h, Rea DevSNB 1E0CDDD3h Read/32 bit Write 32	d: 21A0h		
Bit				Description	
31:30	Reserved F	Project: All	Format:	MBZ	
29:24	Power Contex Project: Default Value: Format: BitFieldDesc	Dev SN	В	DefaultVaueD	Desc FormatDesc
23:18	Ring Context Project: Default Value: Format: BitFieldDesc	Dev SN	IB	DefaultVaueI	Desc FormatDesc
17:12	Render Conte Project: Default Value: Format: BitFieldDesc	Dev SNB	De	faultVaueDesc	FormatDesc
11:6	Extended Con Project: Default Value: Format: BitFieldDesc	Dev SNB	De	faultVaueDesc	FormatDesc
5:0	3D Pipeline S Project: Default Value: Format: BitFieldDesc	tate Context Size Dev SNB 13h U32		faultVaueDesc	FormatDesc



1.1.9.6 CXT_PIPESTATEBASE — Pipeline State Base Address

(TATEBASE	— Pipeline	State Base Addre	ess		
Register ⁻	Type: MMIO_CS						
Address (Offset: 21B0h						
Project:	DevSNB						
Default V	alue: 000000001	1					
Access: R/W							
Size (in b	its): 32						
	ister contains the lon granularity in C			state data is saved when P	PSMI		
Bit			Description	l			
31:12	Pipeline State Base Address						
	Project:	All					
	Default Value:	0h	Invalid ba	ase address			
	Format:	Address		Page Base Ad	dress		
	The page aligned	base address for p	pipelined state con	text data.			
	Programming N	lotes					
		nust be 4 contiguo e state specific con		I with this base address to su	pport 8		
11:1	Reserved Pro	oject: All		Format: MB	3Z		
0	Valid	Project:	All Format:	Bool			
	Valid bit for 21.12	Defaults to invali	d (alaar)				



1.1.9.7 MTCH_CID_RST – Matched Context ID Reset Register

M	TCH_CID_RST – Matched Context ID Reset Register
Register Type:	MMIO_CS
Address Offset:	2524h
Project:	All
Default Value:	0000 0002h
Access:	R/W
Size (in bits):	32

This register is used to generate a Context ID specific reset (Render Only). To initiate a reset, the register is written with the pending bit set. Hardware compares the current context ID with the register and on match generates a Render Only reset. After reset is complete, HW clears the pending bit and can be programmed to generate an interrupt. The match bit is set. If the current context ID does not match this register, the pending bit is reset and an interrupt is generated. The match bit is reset.

The match indicates the result of the last comparison, and its valid only when pending bit is zero.

Please see MCIDRST interrupt bit assignment in the Interrupt Control Registers.

Bit			Descrip	otion	
31:12	Match Context ID	Project:	All	Format:	U20
	Contains the conte	ext ID to be co	mpared with the	currently running context ID.	
11:2	Reserved Proj	ect: All		Format:	MBZ
1	Match	Project:	All	Format:	U20
	This bit indicates the matches the Match			on; 1 means the Current Conte	ext ID
0	Pending	Project:	All	Format:	U20
	the register is writt	en (in order to	have a pending	t is pending. The bit should be MTCH_CID_RST request), a is completed (Either with a ma	and will be



1.1.9.8 SYNC_FLIP_STATUS – Wait for event and Display flip flags Register

SYNC_FLIP_STATUS – Wait for event and Display flip flags Register

Register Type:MMIO_CSAddress Offset:25A0h

Project:	All
Default Value:	0000 0000h
Access:	R/W
Size (in bits):	32

This register is the saved value of what wait for events are still valid. This register is part of context save and restore for RC6 feature..

Bit		Description
31	Reserved Project: All	Format: MBZ
30	Display Plane A Asyncronous Display Flip Pending	Project All Format: Enable
	This field enables a wait for the duration of condition. If a flip request is pending, the completed (i.e., the new front buffer addre front buffer registers). See Display Flip Po Programming Interface chapter of <i>MI Fur</i>	parser will wait until the flip operation has ess has now been loaded into the active ending Condition (in the Device
29	Display Plane A Syncronous Flip Display Pending	Project All Format: Enable
	This field enables a wait for the duration of condition. If a flip request is pending, the completed (i.e., the new front buffer addre front buffer registers). See Display Flip Po Programming Interface chapter of <i>MI Fur</i>	parser will wait until the flip operation has ess has now been loaded into the active ending Condition (in the Device
28	Display Sprite A Syncronous Flip Display Pending	Project All Format: Enable
	This field enables a wait for the duration of condition. If a flip request is pending, the completed (i.e., the new front buffer addre front buffer registers). See Display Flip Po Programming Interface chapter of <i>MI Furt</i>	parser will wait until the flip operation has ess has now been loaded into the active ending Condition in the Device
27	Reserved Project: All	Format: MBZ



SY	SYNC_FLIP_STATUS – Wait for event and Display flip flags Register		
26	Display Plane B Asyncronous Display Project All Format: Enable Flip Pending :		
	This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of <i>MI Functions</i> .		
25	Display Plane B Syncronous Flip Project All Format: Enable Display Pending : : : : : :		
	This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of <i>MI Functions</i> .		
24	Display Sprite B Syncronous Flip Project All Format: Enable Display Pending : : : : : :		
	This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of <i>MI Functions</i> .		
23	Display Plane A Asyncronous Project All Format: Enable Performance Flip Pending Wait Enable : : : :		
	This field enables a wait for the duration of a Display Plane A "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of <i>MI Functions</i> .		
22	Display Plane A Asyncronous Flip Project All Format: Enable Pending Wait Enable : : : : : :		
	This field enables a wait for the duration of a Display Plane A "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of <i>MI Functions</i> .		
21	Display Plane A Syncronous Flip Project All Format: Enable Pending Wait Enable : : : : : :		
	This field enables a wait for the duration of a Display Plane A "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of <i>MI Functions</i> .		

-1



	Register
20	Display Sprite A Syncronous FlipProjectAllFormat:EnablePending Wait Enable:
	This field enables a wait for the duration of a Display Sprite A "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of <i>MI Functions</i> .
19	Reserved Project: All Format: MBZ
18	Display Pipe A Scan Line Wait Enable Project All Format: Enable
	This field enables a wait while a Display Pipe A "Scan Line" condition exists. This condition is defined as the the start of the scan line specified in the Pipe A Display Scan Line Count Range Compare Register. See Scan Line Event in the Device Programming Interface chapter of <i>MI Functions</i> .
17	Display Pipe A Vertical Blank Wait Project All Format U32 Enable :
	This field enables a wait until the next Display Pipe A "Vertical Blank" event occurs. This event is defined as the start of the next Display Pipe A vertical blank period. Note that this can cause a wait for up to an entire refresh period. See Vertical Blank Event (See <i>Programming Interface</i>).
16	Display Pipe A H Blank Wait Enable Project All Format: Enable
	This field enables a wait until the start of next Display Pipe A "Horizontal Blank" event occurs. This event is defined as the start of the next Display A Horizontal blank period. Note that this can cause a wait for up to a line. See Horizontal Blank Event in the Device Programming Interface chapter of <i>MI Functions</i> .
15	Display Plane B Asyncronous Project All Format: Enable Performance Flip Pending Wait Enable : : : : :
	This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of <i>MI Functions</i> .
4	Display Plane B Asyncronous Flip Project All Format: Enable Pending Wait Enable : : : : : :
	This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device



	NC_FLIP_STATUS – Wait for event and Display flip flags Register
13	Display Plane B Syncronous Flip Project All Format: Enable Pending Wait Enable : : : : : :
	This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of <i>MI Functions</i> .
12	Display Sprite B Syncronous Flip Project All Format: Enable Pending Wait Enable : : : : : :
	This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of <i>MI Functions</i> .
11	Reserved Project: All Format: MBZ
10	Display Pipe B Scan Line Wait Enable Project All Format: Enable :
	This field enables a wait while a Display Pipe B "Scan Line" condition exists. This condition is defined as the the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register. See Scan Line Event in the Device Programming Interface chapter of <i>MI Functions</i> .
9	Display Pipe B Vertical Blank Wait Project All Format U32 Enable : : :
	This field enables a wait until the next Display Pipe B "Vertical Blank" event occurs. This event is defined as the start of the next Display Pipe B vertical blank period. Note that this can cause a wait for up to an entire refresh period. See Vertical Blank Event (See <i>Programming Interface</i>).
8	Display Pipe B H Blank Wait Enable Project All Format: Enable
	This field enables a wait until the start of next Display Pipe B "Horizontal Blank" event occurs. This event is defined as the start of the next Display B Horizontal blank period. Note that this can cause a wait for up to a line. See Horizontal Blank Event in the Device Programming Interface chapter of <i>MI Functions</i> .
':5	Reserved Project: All Format: MBZ



0	Condition Code Wait Select				
	Project: All				
	This field enables a wait for the duration that the corresponding condition code is active. These enable select one of 15 condition codes in the EXCC register, that cause the parser to wait until that condition-code in the EXCC is cleared.				
	Value	Name	Description	Project	
	0h	Not Enabled	Condition Code Wait not enabled	All	
	1h-5h	Enabled	Condition Code select enabled; selects one of 5 codes, $0 - 4$	All	
	6h- 15h	Reserved		All	
	Programming Notes				
	Note that not all condition codes are implemented. The parser operation is UNDEFINED if an unimplemented condition code is selected by this field. The description of the EXCC register (<i>Memory Interface Registers</i>) lists the codes that are implemented.				



1.1.10 Pipelines Statistics Counter Registers

These registers keep continuous count of statistics regarding the 3D pipeline. They are saved and restored with context but should not be changed by software except to reset them to 0 at context creation time. These registers may be read at any time; however, to obtain a meaningful result, a pipeline flush just prior to reading the registers is necessary in order to synchronize the counts with the primitive stream.

1.1.10.1 IA_VERTICES_COUNT — Reported Vertices Counter

IA_VERTICES_COUNT			
Register T	ype:	MMIO_CS	
Address Offset:		2310h	
Project:		All	
Default Va	lue:	0000000h; 0000000h;	
Access:		R/W	
Size (in bits):		64	
Trusted Ty	Trusted Type: 1		
This register restore.	This register stores the count of vertices processed by VF. This register is part of the context save and restore.		
Bit Description			
63:0 IA Vertices Count Report			
	verte	I number of vertices fetched by the VF stage. This count is updated for every input ex as long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the <i>'</i> olume.)	



1.1.10.2 IA_PRIMITIVES_COUNT — Reported Vertex Fetch Output Primitives Counter

pe: MMIO_CS	
2318h	
All	
Je: 0000000h; 0000000h;	
R/W	
;): 64	
pe: 1	
stores the count of primitives generated by VF. This register is part of the context save and	
Description	
IA Primitives Count Report	
Total number of primitives output by the Vertex Fetch (IA) stage. This count is updated for every primitive <i>output</i> by the VF stage, as long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the <i>3D</i> Volume.)	
ς Γ	

1.1.10.3 VS_INVOCATION_COUNT— Reported Vertex Shader Invocation Counter

		VS_INVOCATION_COUNT
Register	Туре:	MMIO_CS
Address	Offset:	2320h
Project:		All
Default V	alue:	0000000h; 0000000h;
Access:		R/W
Size (in b	its):	64
Trusted T	ype:	1
This regis restore	ter store	es the value of the vertex count shaded by VS. This register is part of the context save and
Bit		Description
63:0	VSI	nvocation Count Report
		ber of vertex shader threads invoked by the VS stage. Updated only when Statistics ole is set in VS_STATE (see the Vertex Shader Chapter in the <i>3D</i> Volume.)



1.1.10.4 GS_INVOCATION_COUNT — Reported Geometry Shader Thread Invocation Counter

	GS_INVOCATION_COUNT			
Register T	ype:	MMIO_CS		
Address Offset:		2328h		
Project:		All		
Default Va	lue:	0000000h; 0000000h;		
Access:		R/W		
Size (in bit	ts):	64		
Trusted Ty	/pe:	1		
•	This register stores the number of invoked geometry shader threads. This register is part of the context save and restore.			
Bit	Bit Description			
63:0	63:0 GS Invocation Count			
	Number of geometry shader threads invoked by the GS stage. Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the <i>3D</i> Volume.)			



1.1.10.5 GS_PRIMITIVES_COUNT — Reported Geometry Shader Output Primitives Counter

GS_PRIMITIVES_COUNT		
Register T	Type: MMIO_CS	
Address Offset:	2330h	
Project:	All	
Default Va	alue: 00000000h; 0000000h;	
Access:	R/W	
Size (in bit	ts): 64	
Trusted Ty	ype: 1	
0	This register reflects the total number of primitives that have been output by the Geometry Shader stage. This register is part of the context save and restore.	
Bit	Bit Description	
63:0	63:0 GS Primitives Count	
	Total number of primitives output by the geometry stage. Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the <i>3D</i> Volume.)	

1.1.10.6 CL_INVOCATION_COUNT— Reported Clipper Thread Invocation Counter

	CL_INVOCATION_COUNT		
Register Ty	ype:	MMIO_CS	
Address Offset:		2338h	
Project:		All	
Default Val	ue:	0000000h; 0000000h;	
Access:		R/W	
Size (in bits	s):	64	
Trusted Ty	pe:	1	
This registe restore.	This register stores the count of objects entering the Clipper stage. This register is part of the context save and restore.		
Bit		Description	
63:0	CL I	nvocation Count Report	
		ber of objects entering the clipper stage. Updated only when Statistics Enable is set in P_STATE (see the Clipper Chapter in the <i>3D</i> Volume.)	



1.1.10.7 CL_PRIMITIVES_COUNT— Reported Clipper Output Primitives Counter

CL_PRIMITIVES_COUNT			
Register Ty	pe: MMIO_CS		
Address Offset:	2340h		
Project:	All		
Default Valu	ue: 0000000h; 0000000h;		
Access:	R/W		
Size (in bits	s): 64		
Trusted Typ	pe: 1		
9	This register reflects the total number of primitives that have been output by the clipper. This register is part of the context save and restore.		
Bit	Description		
63:0	63:0 Clipped Primitives Output Count		
	Total number of primitives output by the clipper stage. This count is updated for every primitive <i>output</i> by the clipper stage, as long as Statistics Enable is set in SF_STATE (see the Clipper and SF Chapters in the <i>3D</i> Volume.)		

1.1.10.8 **PS_INVOCATION_COUNT**— Reported Pixels Shaded Counter

PS_INVOCATION_COUNT		
Register Type:		MMIO_CS
Address Offset:		2348h
Project:		All
Default Value:		0000000h; 0000000h;
Access:		R/W
Size (in bits):		64
Trusted Type:		1
This register stores the value of the count of fragments that get shaded. This register is part of the context save and restore.		
Bit		Description
63:0	PS I	nvocation Count
	invo 3D v	ects a count of the total number of fragments that are dispatched to pixel shader cations while Statistics Enable is set in the Windower. See the Windower chapter of the <i>rolume for details.</i> This count will generally be much greater than the actual count of PS ads since a single thread may process up to 32 pixels.



1.1.10.9 **PS_DEPTH_COUNT** — Reported Pixels Passing Depth Test counter

	PS_DEPTH_COUNT
Register T	ype: MMIO_CS
Address Offset:	2350h
Project:	All
Default Va	lue: 0000000h; 0000000h;
Access:	R/W
Size (in bi	ts): 64
Trusted Ty	ype: 1
context say	er stores the value of the count of pixels that have passed the depth test. This register is part of the ve and restore. Note that the value of this register can be obtained in a pipeline-synchronous hout a pipeline flush by using the 3DCONTROL command. See 3D Overview in the 3D volume.
Bit	Description
63:0	Depth Count
	This register reflects the total number of pixels that have passed the depth test (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the <i>3D</i> volume for details. Pixels that pass the depth test but fail the stencil test will <i>not</i> be counted.

1.1.10.10 TIMESTAMP — Reported Timestamp Count

	TIMESTAMP — Reported Timestamp Count
Register Type:	MMIO_CS
Address Offset:	2358h
Project:	All
Default Value:	0000 0000 0000h
Access:	RO. This register is not set by the context restore.
Size (in bits):	64
over short perio synchronous fa	ovides an elapsed real-time value that can be used as a timestamp for GPU events ds of time. Note that the value of this register can be obtained in a 3D pipeline- shion without a pipeline flush by using the PIPE_CONTROL command. See 3D ine in the "3D and Media" volume.
	fectively) counts at a constant frequency by adjusting the increment amount a actual reference clock frequency. SW therefore does not need to know the frequency.
This register is performed.	not reset by a graphics reset. It will maintain its value unless a full chipset reset is

Bit				Description			
63:36	Reserved Project	: All				Format:	MBZ
35:0	Timestamp Value This register toggles e	Project: every 80 ns o	All of time.	Format:	U32		



1.1.10.11 SO_NUM_PRIMS_WRITTEN— Reported Stream Output Num Primitives Written Counter

SO_NUM_PRIMS_WRITTEN— Reported Stream Output Num Primitives Written Counter

Register T	e: MMIO_CS
Address Offset:	2288h
Project:	All
Default Va	e: 0000 0000 0000h
Access:	R/W
Size (in bi	: 64
successfu restore.	is used to (indirectly) count the number of primitives which GS threads have written to Streamed Vertex Output buffers. This register is part of the context save and register gets reset when write happens to register 2380h
Bit	Description
63:0	lum Prims Written Count Project: All Format: U64
	his count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex suffer Write message with the Increment Num Prims Written bit set in the message header see the <i>Geometry Shader</i> and <i>Data Port</i> chapters in the <i>3D</i> Volume.)



1.1.10.12 SO_PRIM_STORAGE_NEEDED — Reported Stream Output Primitive Storage Needed Counter

SO_PRIM_STORAGE_NEEDED — Reported Stream Output Primitive Storage Needed Counter

Register Type	e: MMIO_CS	
Address Offset:	2280h	
Project:	All	
Default Value	Value: 0000 0000 0000 0000h : RO. This register is set by the context restore. bits): 64 gister is used to (indirectly) count the number of primitives which GS threads would have written to ed Vertex Output buffers if all buffers had been large enough to accommodate the writes . This register	
Access:	RO. This register is set by the context restore.	
Size (in bits):	: 64	
Streamed Ver is part of the c		
Bit	Description	
63:0 P	Prim Storage Needed Count Project: All Format: U64	
B	his count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex auffer Write message with the Increment Prim Storage Needed bit set in the message header see the <i>Geometry Shader</i> and <i>Data Port</i> chapters in the <i>3D</i> Volume.)	

1.1.11 Performance Statistics Registers

[DevSNB] When an over flow condition occurs and the buffers need to be reset, or when software wants to change the OABUFFER to point to a new area in memory, Programming of the performance ring must follow the sequence below.

- Clear OA enable bit by writing 0x2360[0] = 0
- Write OASTATUS2
- Write OABUFFER
- Write OASTATUS1
- Set OA enable bit by writing 0x2360[0] = 1



1.1.11.1 OACONTROL – Observation Architecture Control

Register T	Type: MMI	0					
Address C		SNB] 2360h					
Project:	All						
Default Va Access:	alue: 0000 R/W)0000h					
Size (in bi							
		to program the	OA unit.				
Bit				Description			
31:12	Select Co	ntext ID					
	Project:	А	II				
	Specifies the contexts and		the one context	that affects	the performance	counters. All other	
11:6	Timer Per	iod P	roject: All	Format:	Select		
	TIME_ST The expo Note: The synchroniz	Specifies the period of the timer strobe as a function of the minimum TIME_STAMP resolution. The period is determined by selecting a specified bit from the TIME_STAMP register as follows: StrobePeriod = MinimumTimeStampPeriod * 2 ^{TimerPeriod} The exponent is defined by this field. Note: The TIME_STAMP is not reset at start time so the phase of the strobe is not synchronized with the enable of the OA unit. This could result in approximately a full StrobePeriod elapsing prior to the first trigger. Usage for this mechanism should be time based					
5	Timer Ena		,				
2	Project:	A	I				
	Default Va			Disabled			
	Format: Enable						
	This field enables the timer logic to output a periodic strobe, as defined by the Timer Period. When disabled the timer output is not asserted.						
	Value	Name	Descriptio	n		Project	
	0h	Disable	Counter do regular inte		ritten out on	All	
	1h	Enable	Counter ge	ets written ou	it on regular e Timer Period	All	
			intervais, u		e filler Periou		



	OACO	NTROL – O	bservation Architecture Co	ntrol			
1	Specific C	ontext Enable					
	Project:	[DevSN	[DevSNB]				
	Default Val	ue: Oh	All contexts considered				
	Mask:	MMIO(0	0x2000)#16				
	Format:	U32	FormatDesc				
		OA unit level clock	a context specific workload. The context is giv gating must be ENABLED when using specifi				
	Value	Name	Description	Project			
	0h	Disable	All contexts are considered	All			
	1h	Enable	Only the contexts with the Select Context ID are considered	All			
0	MI_REPOF [DevSNB] must be dis 0xA094=0x	nable ormance counter e RT_PERF_COUNT When this bit is se sabled. This can be to and 0xA090[31]=	nable. If clear, no counting will occur. is undefined when clear. et, in order to have cohenret counts, RC6 powe achieved by programming MMIO registers as				



1.1.11.2 OASTATUS1 – Observation Architecture Status Register

0/	ASTAT	US1—Observation	Architecture Sta	tus Register			
Register Ty Address Offset:		O SNB] 2364h					
Project:	All						
Default Val	ue: 0000	0000h					
Access:	R/W						
Size (in bit	-						
This regis	ster is use	ed to program the OA unit.					
Bit		l	Description				
31:6	Tail Ppoi	inter					
	Project:	All					
	cacheline	dress of the internal trigger based write to memory when reporting for MI_REPORT_PERF_COUNT	via internal trigger. This po				
		When OA is enabled, this address must be programmed by SW to the base address of the internal trigger base mechanism.					
	[DevSNB+]: SW must ensure that Tail pointer and the Head Pointer (in OASTATUS2) do not have different values while programming.						
5:3	Inter Trigger Report Buffer Size						
	Project: All						
	Default Value: 0h All context considered						
	This field indicates the size of buffer for internal trigger mechanism. This field is programmed in terms of multiple of 128KB.						
	Value	Description	Project				
	0b	16KB	GEN6				
	1b	32КВ	GEN6				
	2	48KB	GEN6				
	3	64KB	GEN6				
	4	80KB	GEN6				
	5	96KB	GEN6				
	6	112KB	GEN6				
	7	128KB	GEN6				



2	Counter OverFlow Project: All Format: Select Error
	This bit is set if any of the counters overflows.
	This bit can be reset by SW in B0.
	[DevSNB] Erratum: This bit must be cleared after the ring is enabled and before OA is enabled.
1	Buffer Overflow
	Project: All
	Default Value: 0h
	This bit is set when the Tail-pointer - Head pointer > max internal trigger buffer size
0	Report Lost Project: All Format: Enable Error Format: Enable Enable<
	This bit is set if the Report Logic is requested to write out the counter values before the previous report request was completed. The report request is ignored and the counter continue to count.

1.1.11.3 OASTATUS2 – Observation Architecture Status Register

0	ASTATUS2—Observation Architecture Status Register
Register T	ype: MMIO
Address C	offset: [DevSNB] 2368h
Project:	All
Default Va	lue: 0000000h
Access:	RW
Size (in bi	ts): 32
This regi	ster is used to program the OA unit.
Bit	Description
31:6	Head Pointer
	Project: All
	Virtual address of the internal trigger based buffer that is updated by software after consuming from the report buffer. This pointer must be updated by SW for internal trigger base buffer only.
4:1	Reserved Project: All Format: MBZ



C	ASTATUS2—	C2—Observation Architecture Status Register			
0	Memory select PPGTT/GGTT access	Project:	All	Format:	U32
	0 – PPGTT				
	1 – GGTT				

1.1.11.4 OABUFFER – Observation Architecture Buffer

OA	BUFFER—Observation Architecture Status Register	
Register Ty	vpe: MMIO	
Address O	ffset:	
	[DevSNB] 23B0h	
Project:	All	
Default Val		
Access:	{DevSNB] Write Only	
Size (in bit		
This registe	r is used to program the OA unit.	
register. Th	This MMIO must be set <u>before</u> the OASTATUS1 register and set <u>after</u> the OASTATUS2 is is to enable proper functionality of the overflow bit. Report Buffer Offset Must be 512KB aligned.	
	leport builer onset must be 31210b alighed.	
Bit	Description	
31:6	Report Buffer Offset	
	Project: All	
	This field specifies 64B aligned GFX MEM address where the chap counter values are reported.	
5	Reserved Project: All Format: MBZ	
4	Reserved	
3	Reserved	



ΟΑ	BUFFER—Observation Architecture Status Register	
2	OA Report Trigger Project: All Format: Select	
	1 - Level Report trigger 1-2 - Edge Report trigger.	
1	Reserved	
0	Reserved	

1.1.11.5 OASTARTTRIG1 – Observation Architecture Start Trigger

Register Type:	MMIO
Address Of fset:	[DevSNB] 238Ch
Project:	All
Default Value:	0000000h
Access:	RW
Size (in bits):	32
DASTARTTRI	r is used to program the OA unit. G5-8 will be used to start Boolean counters 4 to 7. G1-4 will be used to start Boolean counters 0 to 3.
DASTARTTRIC DASTARTTRIC GEN6 report tr	G5-8 will be used to start Boolean counters 4 to 7.
DASTARTTRIC DASTARTTRIC GEN6 report tr	G5-8 will be used to start Boolean counters 4 to 7. G1-4 will be used to start Boolean counters 0 to 3. rigger behavior can be derived by programming these two sets of OA START
DASTARTTRIC DASTARTTRIC GEN6 report tr registers with t Bit	G5-8 will be used to start Boolean counters 4 to 7. G1-4 will be used to start Boolean counters 0 to 3. rigger behavior can be derived by programming these two sets of OA START the same value.
DASTARTTRIC DASTARTTRIC GEN6 report tr registers with t Bit 31:16 Res	G5-8 will be used to start Boolean counters 4 to 7. G1-4 will be used to start Boolean counters 0 to 3. rigger behavior can be derived by programming these two sets of OA START the same value. Description



1.1.11.6 OASTARTTRIG2 – Observation Architecture Start Trigger

OASTARTTRIG2—Observation Architecture Start Trigger

Register Type:MMIOAddress Offset:[DevSNB] 2388hProject:AllDefault Value:00000000hAccess:RWSize (in bits):32

This register is used to program the OA unit.

OASTARTTRIG5-8 will be used to start Boolean counters 4 to 7.

OASTARTTRIG1-4 will be used to start Boolean counters 0 to 3.

GEN6 report trigger behavior can be derived by programming these two sets of OA START registers with the same value.

Bit	Description
31:24	Reserved
23	Threshold Enable
	Enable the threshold compare logic within the trigger logic.
22	vert D Enable 0
	Invert the specified signal at the D stage of the trigger logic
21	Invert C Enable 1
	Invert the specified signal at the C stage of the trigger logic.
20	Invert C Enable 0
	Invert the specified signal at the C stage of the trigger logic.
19	Invert B Enable 3
	Invert the specified signal at the B stage of the trigger logic.
18	Invert B Enable 2
	Invert the specified signal at the B stage of the trigger logic
17	Invert B Enable 1
	Invert the specified signal at the B stage of the trigger logic
16	Invert B Enable 0
	Invert the specified signal at the B stage of the trigger logic



(DASTARTTRIG2—Observation Architecture Start Trigger
15	Invert A Enable 15
	Invert the specified signal at the A stage of the trigger logic.
14	Invert A Enable 14
	Invert the specified signal at the A stage of the trigger logic.
13	Invert A Enable 13
	Invert the specified signal at the A stage of the trigger logic.
12	Invert A Enable 12
	Invert the specified signal at the A stage of the trigger logic.
11	Invert A Enable 11
	Invert the specified signal at the A stage of the trigger logic.
10	Invert A Enable 10
	Invert the specified signal at the A stage of the trigger logic.
9	Invert A Enable 9
	Invert the specified signal at the A stage of the trigger logic.
8	Invert A Enable 8
	Invert the specified signal at the A stage of the trigger logic
7	Invert A Enable 7
	Invert the specified signal at the A stage of the trigger logic.
6	Invert A Enable 6
	Invert the specified signal at the A stage of the trigger logic.
5	Invert A Enable 5
	Invert the specified signal at the A stage of the trigger logic.
4	Invert A Enable 4
	Invert the specified signal at the A stage of the trigger logic.
3	Invert A Enable 3
	Invert the specified signal at the A stage of the trigger logic.



2	Invert A Enable 2
	Invert the specified signal at the A stage of the trigger logic.
1	Invert A Enable 1
	Invert the specified signal at the A stage of the trigger logic.
0	Invert A Enable 0
	Invert the specified signal at the A stage of the trigger logic.



1.1.11.7 OAREPORTTRIG1 – Observation Architecture Report Trigger

OA	REPO	ORTTRIG1—O	bservation Architect	ure Report Trigger
Register T	<mark>ype:</mark> M	MIO		
Offset:	[[evSNB] 237Ch		
Project:	A	I		
Default Va	lue: 00	000000h		
Access:	R	W		
Size (in bit	<mark>s):</mark> 32	2		
This regis	ster is u	sed to program the	OA unit.	
Bit			Description	
31:16	Occurr	ence vs. Duration Sele	ect	
	Project:	All		
	Format	. Occu	rrence[16]	
	1 bit pe	r NOA counter total 16 l	bits	
	Value	Name	Description	Project
	0h	Duration		All
	1h	Occurence		All
15:0	Thresh	old Value Project:	All Format: U16	
	Thresho	old value for the compar	re logic within the trigger logic	



1.1.11.8 OAREPORTTRIG2 – Observation Architecture Report Trigger

OA	REPORTTRIG2—Observation Architecture Report Trigger
Register ⁻ Address (Type: MMIO
Project:	All
Default V	alue: 00000000h
Access:	RW
Size (in b	
This reg	ister is used to program the OA unit.
Bit	Description
31	Report Trigger enable
	Enable the report trigger for threshold triggers.
30:24	Reserved Project: All Format: MBZ
23	Threshold Enable
	Enable the threshold compare logic within the trigger logic.
22	Invert D Enable 0
	Invert the specified signal at the D stage of the trigger logic.
21	Invert C Enable 1
	Invert the specified signal at the C stage of the trigger logic.
20	Invert C Enable 0
	Invert the specified signal at the C stage of the trigger logic.
19	Invert B Enable 3
	Invert the specified signal at the B stage of the trigger logic.
18	Invert B Enable 2
	Invert the specified signal at the B stage of the trigger logic.
17	Invert B Enable 1
	Invert the specified signal at the B stage of the trigger logic.
16	Invert B Enable 0
	Invert the specified signal at the B stage of the trigger logic.
15	Invert A Enable 15
	Invert the specified signal at the A stage of the trigger logic.



14	AREPORTTRIG2—Observation Architecture Report Trigger
17	Invert the specified signal at the A stage of the trigger logic
13	Invert A Enable 13
	Invert the specified signal at the A stage of the trigger logic
12	Invert A Enable 12
	Invert the specified signal at the A stage of the trigger logic
11	Invert A Enable 11
	Invert the specified signal at the A stage of the trigger logic
10	Invert A Enable 10
	Invert the specified signal at the A stage of the trigger logic
9	Invert A Enable 9
	Invert the specified signal at the A stage of the trigger logic
8	Invert A Enable 8
	Invert the specified signal at the A stage of the trigger logic
7	Invert A Enable 7
	Invert the specified signal at the A stage of the trigger logic
6	Invert A Enable 6
	Invert the specified signal at the A stage of the trigger logic
5	Invert A Enable 5
	Invert the specified signal at the A stage of the trigger logic
4	Invert A Enable 4
	Invert the specified signal at the A stage of the trigger logic
3	Invert A Enable 3
	Invert the specified signal at the A stage of the trigger logic
2	Invert A Enable 2
	Invert the specified signal at the A stage of the trigger logic
1	Invert A Enable 1
	Invert the specified signal at the A stage of the trigger logic
0	Invert A Enable 0



1.1.11.9 CEC0-0 – Customizable Event Creation

	C	EC0-0—Cu	stomizable Event Creat	ion
Register Type:	MMIO			
Address Offset:	[DevSNB]] 2390h		
Project:	All			
Default Value:	0000000	Эh		
Access:	Write Onl	У		
Size (in bits):	32			
This reg	ister is us	ed to program th	ne OA unit.	
Bit			Description	
31:21	Reserved	Project: All		Format: MBZ
	Selects Ev Previous E		logic. Selects the 16 bunch of events fr	om the Beeleen Evente
	Value		Description	
	Value	Name	Description	Project
	Value 00b		Description	
		Name	Description Selects the Previous events	Project
	00b	Name Reserved		Project All
	00b 01b	Name Reserved Prev Events	Selects the Previous events	Project All All
18:3	00b 01b 10b	NameReservedPrev EventsBoolean EventsReserved	Selects the Previous events Selects the Boolean Events	Project All All All All



:0	Compare	Function Project:	: All Format: U16	
	The type compare	of comparison that is	e against the 8 NOA signals that are fed into the done is controlled by the Compare Function. the signal for the NOA event is asserted. This P counters.	When the
	Value	Name	Description	Project
	000b	Any Are Equal	Compare and assert if any are equal (Can be used as OR function)	All
	001b	Greater Than	Compare and output signal if greater than	All
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)	All
	011b	Greater Than or Equal	Compare and assert output if greater than or equal	All
	100b	Less Than	Compare and assert output if less than	All
	101b	Not Equal	Compare and assert output if not equal	All
	110b	Less Than or Equal	Compare and assert output if less than or equal	All
	111b	Reserved		All

1.1.11.10 CEC0-1 – Customizable Event Creation

Register	Type:	MMIO
Address Offset:		[DevSNB] 2394h
Project:		All
Default V	alue:	0000000h
Access:		Write Only
Size (in b	its):	32
This regis	ter is u	sed to program the OA unit.
Bit		Description
31:16	Rese	rved
15:0	Mas	c Project: All Format: U32
		e 8 bits are used to mask off entries from the comparison. For each bit: 0: This bit is idered in event calculations. 1: This bit is ignored in event calculations.



1.1.11.11 CEC1-0 – Customizable Event Creation

		CEC1-0-C	ustomizable Event Creation	
Register T Address C		IIO vSNB] 2398h		
Project: Default Va	All alue: 000	100000h		
Access:		te Only		
Size (in bi		-		
This regi	ster is use	ed to program the	e OA unit.	
Bit			Description	
31:21	Reserved	Project: All	Format:	MBZ
20:19	Source se Selects Ev Previous E	vent for the Boolean	ct: All Format: U2 logic. Selects the 16 bunch of events from the Bo	poleanents and
	Value	Name	Description	Project
	00b	Reserved		All
	01b	Prev Events	Selects the Previous events	All
	10b	Boolean Events	Selects the Boolean Events	All
	11b	Reserved		All
18:3	11b Reserved			All
18:3 2:0		Proje	ect: All Format:	All
	Reserved	Proje	ect: All Format:	All Project
	Reserved Compare	Proje	ct: All Format: ct: All Format: U3	
	Reserved Compare Value	Proje Function Projee Name	Image: Contract of the sector of the sect	Project
	Reserved Compare Value 000b	Proje Function Projec Name Any Are Equal	act: All Format: ct: All Format: U3 Description Compare and assert if any are equal (Can be used as OR function)	Project All
	Reserved Compare Value 000b 001b	Proje Function Projec Name Any Are Equal Greater Than	act: All Format: ct: All Format: U3 Description Compare and assert if any are equal (Can be used as OR function) Compare and output signal if greater than Compare and assert output if equal to Compare and assert output if equal to	Project All All
	Reserved Compare Value 000b 001b 010b	Proje Function Project Name Any Are Equal Greater Than Equal Greater Than or	Image: ct: All Format: ct: All Format: U3 Description Compare and assert if any are equal (Can be used as OR function) Compare and output signal if greater than Compare and assert output if equal to (Can also be used as AND function) Compare and assert output if greater than or	Project All All All
	ReservedCompareValue000b001b010b011b	Proje Function Project Name Any Are Equal Greater Than Equal Greater Than or Equal	act: All Format: act: All Format: U3 Description Compare and assert if any are equal (Can be used as OR function) Compare and output signal if greater than Compare and assert output if equal to (Can also be used as AND function) Compare and assert output if greater than or equal	ProjectAllAllAllAllAll
	Reserved Compare Value 000b 001b 010b 011b 100b	Proje Function Project Name Any Are Equal Greater Than Equal Greater Than or Equal Less Than	act: All Format: act: All Format: U3 Description Compare and assert if any are equal (Can be used as OR function) Compare and output signal if greater than Compare and output signal if greater than Compare and assert output if equal to (Can also be used as AND function) Compare and assert output if greater than or equal Compare and assert output if greater than or equal	Project AII AII AII AII AII AII AII AII



	CEC1-1—Customizable Event Creation
Register 1 Address	
Offset:	[DevSNB] 239Ch
Project:	All
Default Va	alue: 0000000h
Access:	RW
Size (in bi	ts): 32
This regist	er is used to program the OA unit.
Bit	Description
31:16	Considerations Project: All Format: U32
	0: The bit is considered in event calculations. 1: The bit is delayed by 1 clock before considering it in event calculations. This is particularly useful for doing state machine arc coverage
15:0	Mask Project: All Format: U32
	These 8 bits are used to mask off entries from the comparison. For each bit: 0: This bit is considered in event calculations. 1: This bit is ignored in event calculations.

1.1.11.12 CEC1-1 – Customizable Event Creation



1.1.11.13 CEC2-0 – Customizable Event Creation

			ustomizable Event Creation					
Register T Address C		IIO ∨SNB] 23A0h						
	-							
Project: Default Va	All 000	00000h						
CCess:		te Only						
i <mark>ze (in bi</mark> t			-					
	<u>ster is use</u>	ed to program the						
Bit		Description						
31:21	Reserved	d Project: All	Format:	MBZ				
20:19		· · · · ·	logic. Selects the 16 bunch of events from the Boo	blean Events and				
	Value	Name	Description F	Project				
	00b	Reserved	A	JI				
	01b	Prev Events	Selects the Previous events A	JI				
	10b Boolean Events Selects the Boolean Events All							
	dur	Boolean Events	Selects the Boolean Events A					
18:3	11b Compare The type	Reserved Value Project of comparison that is	ct: All Format: U16 done is controlled by the Compare Function. Whe	II en the compare				
18:3	11b Compare The type function is of the CH	Reserved Value Project of comparison that is	ct: All Format: U16 done is controlled by the Compare Function. Whe I for the NOA event is asserted. This in turn can be	II en the compare				
	11b Compare The type function is of the CH	Reserved Project of comparison that is s true, then the signal AP counters.	ct: All Format: U16 done is controlled by the Compare Function. Whe I for the NOA event is asserted. This in turn can be	II en the compare				
	11b Compare The type function is of the CH Compare	Reserved Project of comparison that is s true, then the signal AP counters. Function	ct: All Format: U16 done is controlled by the Compare Function. Whe I for the NOA event is asserted. This in turn can be ct: All Format: U3	II en the compare e counted by any				
	11b Compare The type function is of the CH Compare	Reserved Value Projection of comparison that is strue, then the signal AP counters. Function Projection Name	ct: All Format: U16 done is controlled by the Compare Function. Whe I for the NOA event is asserted. This in turn can be ct: All Format: U3 Description Compare and assert if any are equal	III en the compare e counted by any Project				
	11b Compare The type function is of the CH Compare Value 000b	Reserved Value Project of comparison that is s true, then the signal AP counters. Function Project Name Any Are Equal	ct: All Format: U16 done is controlled by the Compare Function. Whe l for the NOA event is asserted. This in turn can be ct: All Format: U3 Description Compare and assert if any are equal (Can be used as OR function)	en the compare e counted by any Project All				
	11b Compare The type function is of the CH Compare Value 000b 001b	Reserved Project of comparison that is s true, then the signal AP counters. Function Project Name Any Are Equal Greater Than	ct: All Format: U16 done is controlled by the Compare Function. When l for the NOA event is asserted. This in turn can be ct: All Format: U3 Description Compare and assert if any are equal (Can be used as OR function) Compare and output signal if greater than Compare and assert output if equal to	III In the compare Counted by any Interview of the compare Project All All All All				
	11b Compare The type function is of the CH Compare Value 000b 001b 010b	Reserved Reserved Project of comparison that is strue, then the signal AP counters. Function Project Name Any Are Equal Greater Than Equal Greater Than or	ct: All Format: U16 done is controlled by the Compare Function. When I for the NOA event is asserted. This in turn can be ct: All Format: U3 Description Compare and assert if any are equal (Can be used as OR function) Compare and output signal if greater than Compare and assert output if equal to (Can also be used as AND function) Compare and assert output if greater than or	en the compare e counted by any Project All All All				
	11bCompareThe typefunction is of the CHCompareValue000b001b010b011b	Reserved Reserved Value Projection of comparison that is strue, then the signal AP counters. Function Projection Name Any Are Equal Greater Than Equal Greater Than or Equal	ct: All Format: U16 done is controlled by the Compare Function. When I for the NOA event is asserted. This in turn can be Item I for the NOA event is asserted. This in turn can be ct: All Format: U3 Description Compare and assert if any are equal (Can be used as OR function) Compare and output signal if greater than Compare and assert output if equal to (Can also be used as AND function) Compare and assert output if greater than or equal	en the compare e counted by any Project All All All All All				
	11bCompareThe typefunction isof the CHCompareValue000b001b010b011b100b	Reserved Reserved Projection of comparison that is softrue, then the signal AP counters. Function Projection Name Any Are Equal Greater Than Equal Greater Than or Equal Less Than	ct: All Format: U16 done is controlled by the Compare Function. Whe l for the NOA event is asserted. This in turn can be ct: All Format: U3 ct: All Format: U3 Description Compare and assert if any are equal (Can be used as OR function) Compare and output signal if greater than Compare and assert output if equal to (Can also be used as AND function) Compare and assert output if greater than or equal Compare and assert output if less than Compare and assert output if less than	III en the compare excounted by any Project All All				



CEC2-1—Customizable Event Creation							
Register T	ype:	MMIO					
Address O	ffset:	[DevSNB] 23A4h					
Project:		All					
Default Va	lue:	00000000h					
Access:		Write Only					
Size (in bit	s):	32					
This registe	er is us	ed to program the (DA unit.				
Bit					Description		
31:16	Cons	siderations	Project:	All	Format:	U32	
		e bit is considered t calculations. This					lock before considering it in coverage.
15:0	Mask	(Project:	All	Format:	U32	
		e 8 bits are used to t calculations. 1: Th					bit: 0: This bit is considered in

1.1.11.14 CEC2-1 – Customizable Event Creation



1.1.11.15 CEC3-0 – Customizable Event Creation

	C	EC3-0—Custon	nizable Event Creatio	n		
Register T Address O) SNB] 23A8h				
Project:	All					
Default Va		0000h				
Access:	RW (s): 32					
Size (in bit This reai		to program the OA	unit			
Bit			Description			
31:21	Reserved	Project: All		Form	nat: ME	
20:19	Source se	lect Project:	[DevSNB] Format: U2			
	Selects Eve and Previo		Selects the 16 bunch of events from	n the Bool	lean Events	
	Value	Name	Description	Proj	ect	
	00b	Reserved		All		
	01b	Prev Events	Selects the Previous events	All		
	10b	Boolean Events	Selects the Boolean Events A			
	100					
18:3	11b Compare V	Reserved Value Project: A	II Format: U16	All		
18:3	11b Compare V This field is comparisor function is	Value Project: A s loaded to compare agair n that is done is controlled	II Format: U16 Ist the 8 signals that are fed into thi d by the Compare Function. When the event is asserted. This in turn car	s block. T	re	
18:3	11b Compare V This field is comparisor function is	Value Project: A s loaded to compare agair n that is done is controlled true, then the signal for th P counters.	nst the 8 signals that are fed into thi d by the Compare Function. When t	s block. T	re	
	11b Compare N This field is comparisor function is to of the CHA	Value Project: A s loaded to compare agair n that is done is controlled true, then the signal for th P counters.	nst the 8 signals that are fed into thi d by the Compare Function. When t ne event is asserted. This in turn car	s block. T	re	
	11b Compare N This field is comparisor function is of the CHA Compare N	Value Project: A s loaded to compare again in that is done is controlled true, then the signal for th P counters. Function Project:	hist the 8 signals that are fed into thi d by the Compare Function. When the event is asserted. This in turn car All Format: U3	s block. Ti he compa n be count	re ted by any	
	11b Compare V This field is comparisor function is to of the CHA Compare I Value	Value Project: A s loaded to compare again a for the signal for the sign	All Format: U3 Description Compare and assert if any are	s block. T he compa n be count equal	re ted by any Project	
	11b Compare N This field is comparisor function is to of the CHA Compare I Value 000b	Value Project: A s loaded to compare again a loaded to compare again a loaded to compare again n that is done is controlled true, then the signal for the true, then the signal for the P counters. Function Project: A Name Any Are Equal	All Format: U3 Description Compare and assert if any are (Can be used as OR function)	s block. Ti he compa n be count equal reater	re ted by any Project All	
	11b Compare V This field is comparisor function is to of the CHA Compare I Value 000b 001b	Value Project: A s loaded to compare again in that is done is controlled true, then the signal for the P counters. Function Project: Name Any Are Equal Greater Than	All Format: U3 Description Compare and assert if any are (Can be used as OR function) Compare and output signal if g than Compare and assert output if e (Can also be used as AND function)	s block. T he compa n be count equal reater equal to ction)	re ted by any Project All All	
	11b Compare N This field is comparisor function is to of the CHA Compare N Value 000b 001b 010b	Value Project: A s loaded to compare again in that is done is controlled true, then the signal for the P counters. Function Project: Name Any Are Equal Greater Than Equal	All Format: U3 Description Compare and assert if any are (Can be used as OR function) Compare and output signal if g than Compare and assert output if e (Can also be used as AND function)	s block. The compa h be count equal reater equal to ction) greater	Project All All All	
	11b Compare N This field is comparisor function is to of the CHA Compare N Value 000b 001b 010b 011b	Value Project: A s loaded to compare again in that is done is controlled true, then the signal for th P counters. Function Project: Name Any Are Equal Greater Than Equal Greater Than or Equal	All Format: U3 Description Compare and assert if any are (Can be used as OR function) Compare and output signal if g than Compare and assert output if e (Can also be used as AND fun	s block. The compander of the compander of the counter of the coun	Project All All All All	
	11b Compare N This field is comparison function is to of the CHA Compare N Value 000b 001b 010b 011b 100b	Value Project: A s loaded to compare again in that is done is controlled true, then the signal for the P counters. Function Project: Name Any Are Equal Greater Than Equal Greater Than or Equal Less Than	All Format: U3 Description Compare and assert if any are (Can be used as OR function) Compare and output signal if g than Compare and assert output if g than or equal	s block. The compa n be count equal reater equal to ction) greater ess than not equal	Project All All All All All All	



Register	Type:	MMIO						
Address Offset:	1	{DevSNB] 23A	Ch					
Project:		All						
Default V	alue:	00000000h						
Access:	Write Only							
Size (in b	its):	32						
This regis	ter is u	sed to program t	he OA unit.					
Bit					Description	1		
31:16	Cons	iderations	Project:	All	Format:	U32		
		e bit is consider dering it in even rage.						
15:0	Mask	(Project:	All	Format:	U32		
		e 8 bits are used dered in event d						: This bit is

1.1.11.16 CEC3-1 – Customizable Event Creation

1.2 Memory Interface Commands for Rendering Engine

1.2.1 Introduction

This chapter describes the formats of the "Memory Interface" commands, including brief descriptions of their use. The functions performed by these commands are discussed fully in the *Memory Interface Functions* Device Programming Environment chapter.

This chapter describes MI Commands for the original graphics processing engine. The term "for Rendering Engine" in the title has been added to differentiate this chapter from a similar one describing the MI commands for the Media Decode Engine.

The commands detailed in this chapter are used across products within the Gen4+ family. However, slight changes may be present in some commands (i.e., for features added or removed), or some commands may be removed entirely. Refer to the *Preface* chapter for product specific summary.

1.2.2 Software Synchronization Commands

To support mid-triangle interruption, certain commands need to be placed in a temporary location in hardware until primitive commands are complete. This introduces out-of-order command execution. Below show the commands that are affected. Note that the INSTPM register has a bit that is used to force in-order execution. If set, however, mid-triangle modes like PSMI cannot be enabled.

ntel	
Command	Qualifications
MI_NOOP	When writing to the NOOPID register
MI_USER_INTERRUPT	Always
MI_PROBE	Writing out new value after check
MI_UNPROBE	Always
MI_SEMAPHORE_MBOX	Memory write
MI_STORE_DATA_IMM	Always
MI_STORE_DATA_INDEX	Always
MI_LOAD_REGISTER_IMM	Always
MI_UPDATE_GTT	Always
MI_STORE_REGISTER_MEM	Register read is done in-order, register write done out-of-orde

1.2.3 MI_ARB_CHECK

	MI ARB CHECK								
Project: Engine:	All	nder		_/		n Bias:	1		
The MI_AI (register U	RB_CHE HPTR). 1 he valid b	CK instructio This instruction pit in the upd	on can be	e used to p	re-empt t	he curre	uble buffered h ent execution o be set for the o	of the ring buffer.	
Programn	ning Not	es:							
th • If au • F	 automatically reset the valid bit corresponding to the UHPTR For GEN6 this instruction can be placed only in a ring buffer, never in a batch buffer. 								
DWord	Bit		Description						
0	31:29	Command ⁻ Default Value:	Type 0h	MI_COMN	IAND		Format	: OpCode	
	28:23	MI Commar	MI Command Opcode						
		Default Value:	05h	MI_ARB_0	CHECK		Format	: OpCode	
	22:0	Reserved	Project:	All	Format:	MBZ			



1.2.4 MI_ARB_ON_OFF

	MI_ARB_ON_OFF					
Project:	All	Length Bias:	1			
Engine:	Render					

The MI_ARB_ON_OFF instruction is used to disable/enable context switching. Note that context switching will remain disabled until re-enabled through use of this command. This command will also prevent a switch in the case of waiting on events, running out of commands or a surface probe fault. These will effectively hang the device if allowed to occur while arbitration is off (context switching is disabled.)

This command should always be used as an off-on pair with the sequence of instructions to be protected from context switch between MI_ARB_OFF and MI_ARB_ON. Software must use this arbitration control with caution since it has the potential to increase the response time of the Render Engine to pre-emption requests.

This is a privileged command; it will not be effective (will be converted to a no-op) if executed from within a non-secure batch buffer. This command can only be issued when **Per-Process Virtual Address Space** is set; if the bit is set it will be converted to NOOP.

Bit	Description					
31:29	Command Type					
	Default 0h MI_COMMAND Format: OpCode Value:					
28:23	MI Command Opcode					
	Default 08h MI_ARB_ON_OFF Format: OpCode Value:					
22:1	Reserved Project: All Format: MBZ					
0	Arbitration Enable					
	Format: Enable					
	This field enables or disables context switches due to pre-emption.					
	31:29 28:23 22:1					



1.2.5 MI_BATCH_BUFFER_END

	MI_BATCH_BUFFER_END								
Project:	All	Length Bias: 1							
Engine:	Re	nder							
_	_	UFFER_END command is used to terminate the execution of commands stored itiated using a MI_BATCH_BUFFER_START command.							
DWord	Bit	Description							
0	31:29	Command Type							
		Default 0h MI_COMMAND Format: OpCode Value:							
	28:23	MI Command Opcode							
		Default 0Ah MI_BATCH_BUFFER_END Format: OpCode Value:							
	22:0	Reserved Project: All Format: MBZ							

1.2.6 MI_CONDITIONAL_BATCH_BUFFER_END

Project:	Project: All Length Bias: 2								
Engine:	Render								
The MI_B/					ed to conditionally terr a MI_BATCH_BUFF				
DWord	Bit				Description				
0	31:29	Command Ty	ре						
		Default Value:	0h	MI_COI	MMAND	Format:	OpCode		
	28:23	MI Command	Орсо	de					
		Default Value:	36h	MI_COI FER_EI	NDITIONAL_BATCH_BU	JF Format:	OpCode		
	22	Use Global G	тт						
		Project:		All					
		Default Value:		0h	DefaultVaueDe	SC			
		Format:		U1		FormatD	esc		
		and this comm	nand m	nust be exe	e global GTT to translate ecuting from a privileged to translate the Compar	(secure) batc			



N	MI_CONDITIONAL_BATCH_BUFFER_END
21	Compare Semaphore Project: All
	Default Value: 0h DefaultVaueDesc
	Format: U1 FormatDesc
	If set, the value from the Compare Data Dword is compared to the value from the Compare Address in memory. If the value at Compare Address is greater than the Compare Data Dword , execution of current command buffer should continue. If clear, no comparison takes place.
20	Reserved
19:8	Reserved Project: All Format: MBZ
7:0	DWord Length
	Default Value: 0h Excludes DWord (0,1)
	Format: =n Total Length - 2
	Project: All
31:0	Compare Data Dword
	Data dword to compare memory. The Data dword is supplied by software to control execution of the command buffer. If the compare is enabled and the data at Compare Address is greater than this dword, the execution of the command buffer should continue.
31:3	Compare Address
	Qword address to fetch Data Dword(DW0) from memory.
	HW will compare the Data Dword(DW0) with Compare Data Dword
2:0	Reserved Project: All Format: MBZ
	21 20 19:8 7:0 31:0 31:3



1.2.7 MI_BATCH_BUFFER_START

	MI_BATCH_BUFFER_START	
Project:	All	Length Bias: 2
Engine:	Render	
The ML BATCH	BLIEFED	START command is used to initiate the execution of commands stored

The MI_BATCH_BUFFER_START command is used to initiate the execution of commands stored in a *batch buffer*. For restrictions on the location of batch buffers, see Batch Buffers in the Device Programming Interface chapter of *MI Functions*.

The batch buffer can be specified as secure or non-secure, determining the operations considered valid when initiated from within the buffer and any attached (chained) batch buffers. See Batch Buffer Protection in the Device Programming Interface chapter of *MI Functions*.

Programming Notes:

- Batch buffers referenced with physical addresses must not extend beyond the end of the starting physical page (can't span physical pages). However, a batch buffer initiated using a physical address can chain to another buffer in another physical page.
- A batch buffer initiated with this command must end either with a MI_BATCH_BUFFER_END command or by chaining to another batch buffer with an MI_BATCH_BUFFER_START command.
- For virtual batch buffers, it is essential that the address location beyond the current page be populated inside the GTT. HW performs over-fetch of the command addresses and any over-fetch requires a valid TLB entry. A single extra page beyond the batch buffer is sufficient.
- Prior to sending batch buffer start command with clear command buffer enable set, software has to ensure pipe is flushed explicitly by sending MI_FLUSH.

DWord	Bit	Description						
0	31:29	Command T						
		Default Value:	0h	MI_COMI	MAND		Format:	OpCode
	28:23	MI Comman	d Opcode	9				
		Default Value:	31h	MI_BATC	H_BUFFER	_START	Format:	OpCode
	22	Reserved					Format:	MBZ
	22:17	Reserved	Project:	All	Format:	MBZ		
	16	Reserved	F	Project:	Form	at:		
	15	Reserved	F	Project:		Format:		



	14:13	Reserved	Project: A	All Forn	nat: MBZ		
	12	Reserved	-	Project: All Format:			
	11	Clear Cor Buffer Er		ect: All Format: U1			
		The follow memory a This batch PIPE_CO	WOPCM area.				
	10	Reserved	Reserved				
	9	Reserved	l Project: A	NI Forn	nat: MBZ		
	8	Buffer Se	ecurity and Add	dress Space Indicator			
		Project:	All				
		Format:	MI_	_BufferSecurityType			
				aracteristics.			
		[DevSNB secure er] When Per-Pro ivironment, inde ifies the addres	cess GTT Enable is set, it is assumed the pendent of address space. Under this construction of GGTT or PPGTT). All command	ondition, this bit ds are executed		
		[DevSNB secure er only spec] When Per-Pro nvironment, inde	ocess GTT Enable is set, it is assumed the pendent of address space. Under this co	ondition, this bit		
		[DevSNB secure er only spec "as-is"] When Per-Pro ivironment, inde ifies the addres	cess GTT Enable is set, it is assumed the pendent of address space. Under this construction of GGTT or PPGTT). All command	ondition, this bit ds are executed		
		[DevSNB secure er only spec "as-is" Value] When Per-Pro nvironment, inde ifies the addres Name	Description This batch buffer is secure and will be	Project		
	7:0	[DevSNB secure er only spec "as-is" Value 0h] When Per-Pro nvironment, inde iffies the addres Name GGTT PPGTT	Description This batch buffer is secure and will be accessed via the GGTT.	Project All		
	7:0	[DevSNB secure er only spec "as-is" Value 0h 1h] When Per-Pro nvironment, inde iffies the address Name GGTT PPGTT ength	Description This batch buffer is secure and will be accessed via the GGTT.	Project All		
	7:0	[DevSNB secure er only spec "as-is" Value 0h 1h DWord L] When Per-Pro nvironment, inde iffies the address Name GGTT PPGTT ength	Description This batch buffer is secure and will be accessed via the GGTT. This batch buffer will always be accessed via the PPGTT Excludes DWord (0,1)	Project All		
1	7:0	[DevSNB secure er only spec "as-is" Value 0h 1h DWord L 4 Default Va Format:) When Per-Pro nvironment, inde iffies the address Name GGTT PPGTT PPGTT ength alue: 0h	Description This batch buffer is secure and will be accessed via the GGTT. This batch buffer will always be accessed via the PPGTT Excludes DWord (0,1) Tota	Project All All		
1		[DevSNB secure er only spec "as-is" Value 0h 1h DWord L 4 Default Va Format:) When Per-Pro vironment, inde ifies the addres Name GGTT PPGTT ength alue: 0h =n	Description This batch buffer is secure and will be accessed via the GGTT. This batch buffer will always be accessed via the PPGTT Excludes DWord (0,1) Tota	Project All All		
1		[DevSNB secure er only spec "as-is" Value 0h 1h DWord L u Default Va Format: Batch Bu	When Per-Pronvironment, indexifies the address of t	Description This batch buffer is secure and will be accessed via the GGTT. This batch buffer will always be accessed via the PPGTT Excludes DWord (0,1) Tota	Project All All		
1		[DevSNB secure er only spec "as-is" Value 0h 1h Default Va Format: Batch Bu Project:) When Per-Pro vironment, inde ifies the address Name GGTT PPGTT ength alue: 0h =n uffer Start Addu All Gra	Description This batch buffer is secure and will be accessed via the GGTT. This batch buffer will always be accessed via the PPGTT Excludes DWord (0,1) Tota	Project All All		
1		[DevSNB secure er only spec "as-is" Value 0h 1h DWord L 4 Format: Batch Bu Project: Address: Surface T) When Per-Pro nvironment, inde iffies the address Name GGTT PPGTT PPGTT ength alue: 0h =n iffer Start Addu All Gra	Description This batch buffer is secure and will be accessed via the GGTT. This batch buffer will always be accessed via the PPGTT Excludes DWord (0,1) Tota aphicsAddress[31:2]	I - Bias		



1.2.7.1 Command Access of Privileged Memory

Memory space mapped through the global GTT is considered "privileged" memory. Commands that have the capability of accessing both privileged and unprivileged (PPGTT space) memory will contain a bit that, if set, will attempt a "privileged" access through the GGTT rather than an unprivileged access through the context-local PPGTT.

"User mode" command buffers should not be able to access privileged memory under any circumstances. These command buffers will be issued by the kernel mode driver with the batch buffer's **Buffer Security** Indicator set to "non-secure". Commands in such a batch buffer are not allowed to access privileged memory. The commands in these buffers are supplied by the user mode driver and will not be validated by the kernel mode driver. For a batch buffer marked as non-secure if **Per-Process Virtual Address Space is set**, the command buffer fetches are generated using the PPGTT space.

"Kernel mode" command buffers are allowed to access privileged memory. The batch buffers Buffer Security indicator is set to "secure" in this case. In some of the commands that access memory in a secure batch buffer, a bit is provided in the command to steer the access to Per process or Global virtual space. Secure batch buffers are executed from the global GTT.

Commands in ring buffers and commands in batch buffers that are marked as secure (by the kernel mode driver) are allowed to access both privileged and unprivileged memory and may choose on a command-by-command basis.

Command	Address	Allowed Access
MI_BATCH_BUFFER_START*	Command Address	Selectable
MI_DISPLAY_FLIP	Display Buffer Base	GGTT Only
MI_STORE_DATA_IMM*	Storage Address	Selectable
MI_STORE_DATA_INDEX**	Storage Offset	Selectable
MI_STORE_REGISTER_MEM*	Storage Address	Selectable
MI_SEMAPHORE_MBOX	Semaphore Address	Selectable
PIPE_CONTROL	STDW Address	Selectable

Table 1-3. GGTT and PPGTT Usage by Command

*Command has a GGTT/PPGTT selector added to it vs. previous products.

**Added bit allows offset to apply to global HW Status Page or PP HW Status Page found in context image.



1.2.8 MI_CLFLUSH

Project:	[De	vSNB]		Length Bias: 2					
Engine:	Re	Render							
			in the comman command is <i>nc</i>	nd out to system memory. This control out to system memory. This control of the system memory of the system of the	ommand is specific				
dropped ero-len bit18 (se	in Super gth optim t to "0") I	Q to optin ization sh pefore pus	nize performan ould be disable	of the cycles which look like zero-leng ce. To get the MI_CLFLUSH to th ed. S/W should disable the optimiz the to CS ring and re-enable it afte	e ring/LLC, the zation via SGCM				
DWord	Bit			Description					
0	31:29	Commar	nd Type						
		Default 0h MI_COMMAND Format: OpCode Value:							
	28:23	MI Command Opcode							
		Default Value:	27h St	tore DW MI_CLFLUSH F	ormat: OpCode				
	22	Use Global GTT							
		Project: All							
	This bit will be ignored and treated as if clear when executing from a non-privilege batch buffer. It is allowed for this bit to be clear when executing this command from a privileged (secure) batch buffer. This bit <i>must</i> be '1' if the Per Process GTT Enable bit is clear.								
		Value	Name	Description	Project				
		0h	Per Process Graphics Address		All				
		1h	Global Graphics Address	This command will use the global GTT to translate the Address and this command must be executing from a privileged (secure) batch buffer.	All				



			MI_CLF	LUSH
	7:0	DWord Length		
		Default Value:	0h	Excludes DWord (0,1)
		Format:	=n	Total Length - 2
		Project:	All	
1	31:6	Page Base Addı	ess	
		Project:	All	
		Address:	GraphicsAdd	ress[31:0]
		4KB aligned Pag DRAM.	e Address which	n software requires hardware to flush to
	11:0	Reserved Pro	ject: All	Format: MBZ
2n	31:0	DW Representir	ig ½ Cache Lin All	e
		contents. Hardw offset from the ba granular so for a	nation given to h are uses the DV ase to flush out. full page, the co	ardware is the DW itself, not the V count of the command to determine the The offset is ½ cache line (8 DW = 1HW) mmand will need DW per HW = 128 DW.
				en the 5:0 DW length. Software must split FLUSH commands. Example seen below
				= 0, header 5:0 = 0x3FE (62 - 1/2 CL)
		2st MI_CLFLUSI CL)	H: address 11:0	= 62*32, header 5:0 = 0x3FE (62 - 1/2
		3st MI_CLFLUSH CL)	H: address 11:0	= 62*64, header 5:0 = 0x3FE (62 - 1/2
		4st MI CLFLUS	H: address 11:0	= 62*96, header 5:0 = 0x3FE (62 - 1/2
		CL)		



1.2.9 MI_DISPLAY_FLIP

MI_DISPLAY_FLIP					
Project:	All	Length Bias: 2			
Engine:	Render				
		mand is used to request a specific display plane to switch (flip) to			

The MI_DISPLAY_FLIP command is used to request a specific display plane to switch (flip) to display a new buffer. The buffer is specified with a starting address and pitch. The tiled attribute of the buffer start address is programmed as part of the packet.

The operation this command performs is also known as a "display flip request" operation – in that the flip operation itself will occur at some point in the future. This command specifies when the flip operation is to occur: either synchronously with vertical retrace to avoid tearing artifacts (possibly on a future frame), or asynchronously (as soon as possible) to minimize rendering stalls at the cost of tearing artifacts.

Programming Notes:

- This command simply requests a display flip operation -- command execution then continues normally. There is no guarantee that the flip (even if asynchronous) will occur prior to subsequent commands being executed. (Note that completion of the MI_FLUSH command does not guarantee that outstanding flip operations have completed). The MI_WAIT_FOR_EVENT command can be used to provide this synchronization – by pausing command execution until a pending flip has actually completed. This synchronization can also be performed by use of the Display Flip Pending hardware status.
- 2. After a display flip operation is requested, software is responsible for initiating any required synchronization with subsequent buffer clear or rendering operations. For multi-buffering (e.g., double buffering) operations, this will typically require updating SURFACE_STATE or the binding table to change the rendering (back) buffer. In addition, prior to any subsequent clear or rendering operations, software must typically ensure that the new rendering buffer is not actively being displayed. Again, the MI_WAIT_FOR_EVENT command or Display Flip Pending hardware status can be used to provide this synchronization.
- 3. The display buffer command uses the X and Y offset for the tiled buffers from the Display Interface registers. Software is allowed to change the offset via the MMIO interface irrespective of the flip commands enqueued in the command stream. For tiled buffers, the display subsystem uses the X and Y offset in generation of the final request to memory. The offset is always updated on the next vblank for both Synchronous and Asynch Flips. It is not necessary to have a flip enqueued to update the X and Y offset
- 4. The display buffer command uses the linear dword offset for the linear buffers from the Display Interface registers. Software is allowed to change the offset via the MMIO interface irrespective of the flip commands enqueued in the command stream. For linear buffers, the display subsystem uses the dword offset in generation of the final request to memory.
 - For synchronous flips the offset is updated on the next vblank. It is not necessary to have a sync flip enqueued to update the dword offset.



MI DISPLAY FLIP Linear memory does not support asynchronous flips • 5. DWord 3 (Left Eye Display Buffer Base Address) must not be set with synchronous flips or asynchronous flips. It is only allowed to be sent with stereo 3D flips **DWord** Bit **Description** 0 31:29 **Command Type** Default 0h MI_COMMAND Format: OpCode Value: 28:23 **MI Command Opcode** OpCode Default 14h MI_DISPLAY_FLIP Format: Value: Async Flip 22 All Format: Enable Project: Indicator This bit should always be set if DW2 [1:0] == '01' (async flip). This field is required due to HW limitations. This bit is used by the render pipe while DW2 is used by the display hardware. **Display (Plane) Select** 21:20 Project: [DevSNB] Format: U2 FormatDesc This field selects which display plane is to perform the flip operation. Description Value Name Project 0h Display All Plane A 1h Display All Plane B All 2h Display Sprite A 3h All Display Sprite B MBZ 19:8 Reserved Project: Format: 7:0 **DWord Length** Default Value: Excludes DWord (0,1) 0h Format: Total Length - 2 =n For Synchronous Flips and Asynchronous Flips,, this field must be programmed to 1h for a total length of 3. Reserved 1 31 30:16 Reserved Project: All Format: MBZ



			MI_DIS	PLAY_FLI	P		
	15:6	Project: Default Va Format: <i>For Syncl</i> aligned pi For Async flip chain	U10 hronous Flips an tch of the new d chronous Flips, t should maintain	nd Stereo 3D Flips lisplay buffer. his parameter is p	ultVaueDesc s <i>only</i> , this field spec programmed so that s programmed with t hru mmio.	all the flips in a	
	5:1	Reserved	Project: A	All .	Forma	at: MBZ	
0 Tile Parameter Project: [DevSNB+] Default Value: 0h Format: Enable For Asynchronous Flips, this param chain should maintain the same tile synchronous flip or direct thru mmin				Defai ble blis parameter car same tile parame			
		Value	Name	Description		Project	
		0h	Linear	For Syncronous	Flips Only	All	
		1h	Tiled X			All	
		Programming Notes Performing a synchronous or asynchronous flip will drop any previous synchronous flip that has not yet completed.					
2	31:12	Project: Address: This field s	specifies Bits 31	hicsAddress[31:1	s Address of the ne	w display buffer.	
		•		ompletely in Main Me via the <i>global</i> (rathe			
	11:3	Reserved	Project: A	II Format:	MBZ		
	2	Reserved	-			_	



	1:0	Flip Туре					
		Project:	All				
		Default Va	alue: 00b	Synchronous flip			
			specifies whether nously to vertical	r the flip operation should be perform retrace.	ned		
		Value	Name	Description	Project		
		00b	Sync Flip	The flip will occur during the vertical blanking interval – thus avoiding any tearing artifacts.	All		
		01b	Async Flip	The flip will occur "as soon as possible" – and may exhibit tearing artifacts	All		
		Program	nming Notes				
		• The Display Buffer Pitch and Tile parameter fields cannot be changed for asynchronous flips (i.e., the new buffer must have the same pitch/tile format as the previous buffer).					
				upported on X-Tiled Frame buffer	•		
				e Buffers used must be 32KB aligne			
		• As	ynen nips Suppor	rted on Display Planes A and B and	Coniy		
3	31:12	Reserved	k				



1.2.10 MI_FLUSH

		MI_FLUSH	
Project:	All	Length Bias:	1
Engine:	Render		-
		ad to norform on internal "fluck" energian	The nerser neurose en en

The MI_FLUSH command is used to perform an internal "flush" operation. The parser pauses on an internal flush until all drawing engines have completed any pending operations and the read caches are invalidated including the texture cache accessed via the Sampler or the data port. In addition, this command can also be used to:

- 1. Flush any dirty data in the Render Cache to memory. This is done by default, however this can be inhibited.
- 2. Invalidate the state and command cache.

Usage note: After this command is completed and followed by a Store DWord-type command, CPU access to graphics memory will be coherent (assuming the Render Cache flush is not inhibited). This command is specific to the render engine. Other engines use MI_FLUSH_DW

Note that if no post-sync operation is enabled for Flush completion, a register write to DE scratch space will be generated by command streamer. Scratch space description is given in DE Bspecs.

DWord	Bit	Description
0	31:29	Command Type Default 0h MI_COMMAND Format: OpCode Value: Value:
	28:23	MI Command Opcode
		Default 04h MI_FLUSH Format: OpCode Value:
	22:7	Reserved Project: All Format: MBZ
	6	Protected memory Project: All Format: Enable Enable
		After completion of the flush, the hardware will limit all access to the Protected Content Memory. Only command streamer initiated cacheable writes are allowed to non-PCM memory.
	5	Indirect State Pointers Disable Project: All Format: Disable
		At the completion of the flush, the indirect state pointers in the hardware will be considered as invalid ie the indirect pointers will not be restored for the context.
	4	Generic Media State Clear Project: All Format: Disable
		If set, all generic media state context information will not be included with the next context save, assuming no new state is initiated after the flush. If clear, the generic media state context save state will not be affected. An MI_FLUSH with this bit set should be issued once all the Media Objects that will be processed by a given persistent root thread have been issued or when an MI_SET_CONTEXT switching from a generic media context to a 3D context completes. When using MI_SET_CONTEXT, once state is programmed, it will be saved and restarted as part of any context each time that context is saved/restored until an MI_FLUSH with this bit set is issued in that context.



		MI	_FLUSH	
3	Reserved	ł	Project: All Forr	nat:
2	Render C	ache Flush Inh	ibit Project: All Forr	nat: Boolean
	If set, the	Render Cache is	s not flushed as part of the processing of	f this command.
	Value	Name	Description	Project
	0h	Flush	Flush the Render Cache	All
	1h	Don't Flush	Do not flush the Render Cache	All
1		truction Cache alidates the State	Invalidate Project: All Forr e and Instruction Cache	nat: Boolean
	Value	Name	Description	Project
	0h	Don't Invalidate	Leave State/Instruction Cache unaffected	All
	1h	Invalidate	Invalidate State/Instruction Cache	All
0	Reserved	l Project: Al	I Format: MBZ	



1.2.11 MI_LOAD_REGISTER_IMM

			MI_LOAD_REGISTI	ER_IMM	
Ρ	roject:	All		Length Bias:	2
E	ngine:	Render			
Tł	he ML LOAD	REGISTER	IMM command requests a wr	ite of up to a D	Word constant supplied in

The MI_LOAD_REGISTER_IMM command requests a write of up to a DWord constant supplied in the command to the specified Register Offset (i.e., offset into Memory-Mapped Register Range).

Programming Notes:

- A stalling flush must be sent down pipeline before issuing this command
- The behavior of this command is controlled by Dword 3, Bit 8 (Disable Register Access) of the RINGBUF register. If this command is disallowed then the command stream converts it to a NOOP.
- If this command is executed from a BB then the behavior of this command is controlled by Dword 0, Bit 8 (**Security Indicator**) of the BATCH_BUFFER_START Command. If the batch buffer is insecure then the command stream converts this command to a NOOP. Note that the corresponding ring buffer must allow a register update for this command to execute.
- To ensure this command gets executed before upcoming commands in the ring, either a stalling pipeControl should be sent after this command, or MMIO 0x20C0 bit 7 should be set to 1.
- When base address of 0x180000 is added to the Register Offset, when executed will
 result in updating of the register in the other GT in GTB mode of operation then the GT
 from which this instruction is executed. When this instruction is executed by Command
 Streamer with COREID-0 will result in updating the register in GT with COREID-1 and
 vice versa, when base address of 0x180000 is added to the register offset.

The following addresses should NOT be used for LRIs

1. 0x8800 - 0x88FF

2. >= 0xC0000

Limited LRI cycles to the Display Engine 0x40000-0xBFFFF) are allowed, but must be spaced to allow only one pending at a time. This can be done by issuing an SRM to the same address immediately after each LRI.

DWord	Bit			Description		
0	31:29	Command T	Гуре			
		Default Value:	0h	MI_COMMAND	Format:	OpCode
	28:23	MI Commar	nd Opco	de		
		Default Value:	22h	MI_LOAD_REGISTER_IMM	Format:	OpCode



		MI_L	.OAD_REG	ISTER_I	MM
	22:12	Reserved	Project: All	Format:	MBZ
	11:8	Byte Write Dis	ables		
		Format:	Enable[4]		Bit 8 corresponds to Data DWord [7:0]
		Range	Must specif	y a valid regis	ster write operation
		If [11:8] is '111	1', then this comm	and will beha	ve as a NOOP.
		Otherwise, th	e value is forwar	ded to the d	lestination register.
	7:0	DWord Length	1		
		Default Value:	1h	Exclud	les DWord (0,1)
		Format:	=n		Total Length - 2
1	31:2	Register Offse	et		
		Format:	U30		
		Address:	MmioAddre		
			fies bits [31:2] of t s field specifies a l		the Memory Mapped Register).
		executed will mode of ope When this ins will result in	result in updat ration then the struction is exect updating the reg	ing of the r GT from wh uted by Con jister in GT	led to the Register Offset, when egister in the other GT in GTB nich this instruction is executed. mmand Streamer with COREID-0 with COREID-1 and vice versa, I to the register offset.
	1:0	Reserved P	roject: All	Format: MI	BZ
2	31:0	Data DWord			
		Mask:	Bytes Write	Disables	
		Format:	U32		
			002		



1.2.12 MI_NOOP

Γ

		MI_NOOP	
Project:	All	Length Bias:	1
Engine:	Render		
The ML NO	OP command basic	ally performs a "no operation" in the comm	and stream and is typically

The MI_NOOP command basically performs a "no operation" in the command stream and is typically used to pad the command stream (e.g., in order to pad out a batch buffer to a QWord boundary). However, there is one minor (optional) function this command can perform – a 22-bit value can be loaded into the MI NOPID register. This provides a general-purpose command stream tagging ("breadcrumb") mechanism (e.g., to provide sequencing information for a subsequent breakpoint interrupt).

Performance Note:

On previous products, the process time to execute a NOP command is min of 6 clock cycles.

On **[DevSNB]**, the NOP process time is reduced to 1 clock. One example usage of the improved NOP throughput is for some multi-pass media application whereas some unwanted media object commands are replaced by MI_NOOP without repacking the commands in a batch buffer.

DWord	Bit			Descriptio	on	
0	31:29	Comman Default Value:	d Type 0h	MI_COMMAND	Format: Op0	Code
	28:23	MI Comm	nand Opcod	е		
		Default Value:	0h	MI_NOOP	Format: Op0	Code
	22	Identifica	tion Numbe	er Register Write Enable		
		Project:	A	All		
		Format:	E	Enable		
		MI NOPIE	D register. If	value in the Identification N disabled, that register is un "no operation" function.		into the
		Value	Name	Description		Projec t
		0h	Disable	Do not write the NOP	_ID register.	All
		1h	Enable	Write the NOP_ID rec	gister.	All
	31:0		tion Numbe contains a 2	er Project: All 2-bit number which can be	Format: U22 written to the MI NOPID	register.



1.2.13 Surface Probing

These commands are only valid when the "Surface Fault Enable" bit is set in the GFX_MODE register

1.2.14 MI_REPORT_HEAD

			MI_F	REPORT_HEAD	
Project: Engine:	All	nder		Length Bias: 1	
The MI_RE	EPORT_H	IEAD comm		es the Head Pointer value of memory location.	the active ring buffer to be
The locatio Register.	on written	is relative to	the addr	ess programmed in the Hard	ware Status Page Address
Programn	ning Note	s:			
• Th	is comma	ind must not	be exec	uted from a Batch Buffer.	
DWord				Description	
Difford	Bit			Description	
0	Bit 31:29	Command	Туре	Description	
		Command Default Value:	Type 0h	MI_COMMAND	Format: OpCode
		Default	0h	MI_COMMAND	Format: OpCode
	31:29	Default Value:	0h	MI_COMMAND	Format: OpCode Format: OpCode



1.2.15 MI_SEMAPHORE_MBOX

		MI_SEMAPHORE_MBOX	
Project:	[DevSNB]	Length Bias:	2
Engine:	Render	· · · · · · · · · · · · · · · · · · ·	

This command is provided as alternative to MI_SEMAPHORE to provide mailbox-type semaphores where there is no update of the semaphore by the checking process (the consumer). Single-bit compare-and-update semantics are also provided. In either case, atomic access of semaphores need not be guaranteed by hardware as with the previous command. This command should eventually supersede the previous command.

Synchronization between contexts (especially between contexts running on 2 different engines) is provided by the MI_SEMAPHORE_MBOX command. Note that contexts attempting to synchronize in this fashion must be able to access a common memory location. This means the contexts must share the same virtual address space (have the same page directory), must have a common physical page mapped into both of their respective address spaces or the semaphore commands must be executing from a secure batch buffer or directly from a ring with the **Use Global GTT** bit set such that they are "privileged" and will use the (always shared) global GTT.

DWord	Bit	Description
0	31:29	Command Type
		Default 0h MI_COMMAND Format: OpCode Value:
	28:23	MI Command Opcode
		Default 16h MI_SEMAPHORE_MBOX Format: OpCode Value:
	22	Use Global GTT Project: All Format: U32
		If set, this command will use the global GTT to translate the Semaphore Address and this command must be executing from a privileged (secure) batch buffer. If clear, the PPGTT will be used to translate the Semaphore Address .
		This bit will be ignored (and treated as if clear) if this command is executed from a non-privileged batch buffer. It is allowed for this bit to be clear when executing this command from a privileged (secure) batch buffer or directly from a ring buffer.
	21	Update Project: All Format: U32 Semaphore
		If set, the value from the Semaphore Data Dword is written to memory. If Compare Semaphore is also set, the semaphore is not updated if the semaphore comparison fails.
		If clear, the data at Semaphore Address is not changed.

MI_SEMAPHORE with the **Update Semaphore** bit <u>set</u> (and the **Compare Semaphore** bit <u>clear</u>) implements the *Signal* command, while the *Wait* command is indicated by **Compare Semaphore** being <u>set</u>. Note that *Wait* can cause a context switch. *Signal* increments unconditionally.



	20	Compare Project: All Format: U32 Semaphore
		If set, the value from the Semaphore Data Dword is compared to the value from the Semaphore Address in memory. If the value at Semaphore Address is greater than the Semaphore Data Dword , execution is continued from the current command buffer. If clear, no comparison takes place. Update Semaphore <i>must</i> be set in this case.
	19	Reserved Project: All Format: MBZ
	18	Compare Project: All Format: Compare Type Register If set, data in MMIO register will be used for compare. If clear, data in memory will be used for compare.
	17:16	Register Select Project: All Format Register Select
		: If compare register is set in bit[18], this filed indicate which register will be used. 0: VCS register (RVSYNC) 1: [Reserved] 2: BCS regiser (RBSYNC) 3. Use General Register Select
	15:14	Reserved Project: All Format: MBZ
	13:8	Reserved Project: All Format:
	7:0	DWord Length Default Value: 0h Excludes DWord (0,1) Format: =n Total Length - 2
1	31:0	Semaphore Data Dword Project: All Format: U32 Data dword to compare/update memory. The Data dword is supplied by software to control execution of the command buffer. If the compare is enabled and the data at Semaphore Address is greater than this dword, the execution of the command buffer continues.
2	31:2	PointerBitFieldName/MMIO Register Address Project: All Address: GraphicsVirtualAddress[31:2] Surface Type: Semaphore if Compare Register bit[18] is cleared, this field is the Graphics Memory Address of the 32 bit value for the semaphore. If Compare Register bit[18] is set, this field is the MMIO address of the register for
		the semaphore.



1.2.16 MI_SET_CONTEXT

	MI_SET_CONTEXT						
Project:	All	Length Bias: 2					
Engine:	Render						
		mand is used to encode the logical context appropriated with the hordware					

The MI_SET_CONTEXT command is used to specify the *logical* context associated with the hardware context. A logical context is an area in memory used to store hardware context information, and the context is referenced via a 2KB-aligned pointer. If the (new) logical context is different (i.e., at a different memory address), the device will proceed to save the current HW context values to the current logical context address, and then restore (load) the new logical context by reading the context from the new address and loading it into the hardware context state. If the logical context address specified in this command matches the current logical context address, this command is effectively treated as a NOP.

This command also includes some controls over the context save/restore process. It is specific to the render engine

- The **Force Restore** bit can be used to refresh the on-chip device state from the same memory address if the indirect state buffers have been modified.
- The **Restore Inhibit** bit can be used to prevent the new context from being loaded at all. This **must** be used to prevent an uninitialized context from being loaded. Once software has initialized a context (by setting all state variables to initial values via commands), the context can then be stored and restored normally.
- This command is legal only if **Per-Process Virtual Address Space** in the GFX_MODE register is reset.
- This command needs to be always followed by a single MI_NOOP instruction to workaround a Gen4 silicon issue.
- When switching from a generic media context to a 3D context, the generic media state must be cleared via the *Generic Media State Clear* bit 16 in PIPE_CONTROL (or bit 4 in MI_FLUSH) before saving 3D context.
- [DevSNB] If **Flush TLB invalidation Mode** is <u>enabled</u> it's the driver's responsibility to invalidate the TLBs at least once after the previous context switch after any GTT mappings changed (including new GTT entries). This can be done by a pipelined PIPE_CONTROL with TLB inv bit set immediately before MI_SET_CONTEXT.

DWord	Bit	Description				
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode				
	28:23	MI Command Opcode Default Value: 18h MI_SET_CONTEXT Format: OpCode				
	22:8	Reserved Project: All Format: MBZ				
	7:0	DWord LengthDefault Value:0hExcludes DWord (0,1)Format:=nTotal Length - 2				



		MI_SET_CONTEXT				
1	31:12	Logical Context Address Project: All				
		Address: GraphicsAddress[31:12]				
		Surface Type: Logical Context				
		This field contains the 4KB-aligned physical address of the Logical Context that is <u>to be</u> <u>loaded</u> into the hardware context. If this address is equal to the CCID register associated with the current ring, no load will occur. Prior to loading this new context, the device will save the existing context as required. After the context switch operation completes, this address will be loaded into the associated CCID register. [DevSNB] This field needs to be 4KB aligned virtual address.				
	11:10	Reserved Project: All Format: MBZ				
	9	Reserved Format: MBZ				
	8	Reserved, Must be 1 Project: All Format: Must Be One				
	7:5	Reserved Project: All Format: MBZ				
	4	Reserved				
	3	Extended State Save Enable Project: {DevSNB] Format: U32				
		If set, the extended state identified in the Logical Context Data section of the Memory Data Formats chapter is saved as part of switching <u>away from</u> this logical context. This bit will be stored in the associated CCID register to control the context save operation when switching <u>away from</u> this context (as part of a subsequent MI_SET_CONTEXT command).				
		This bit must be '1' when RS2 power state is enabled (via MCHBAR, offset 0x11B8)				
	3	Reserved Project: Format:				
	2	Extended State Restore Enable Project: {DevSN Format: U32 B]				
		If set, the extended state identified in the Logical Context Data section of the Memory Data Formats chapter is loaded (or restored) as part of switching to this logical context. This method can be used to restore things such as filter coefficients using the indirect state restore followed by a restore of the extended logical context data. This bit affects the switch (if required) to the context specified in Logical Context Address . This bit will also be stored in the associated CCID register to control a subsequent context save operation when switching to this context (as part of a subsequent ring buffer switch).				
		This bit must be '1' when RS2 power state is enabled (via MCHBAR, offset 0x11B8)				
	2	Reserved Project: Format:				
<u> </u>						



1	Force Restore Project: All Format: U32
	 When switching to this logical context a comparison between Logical Context Address and the contests of the CCID register is performed. Normally, matching addresses prevent a context restore from occurring; however, when this bit is set a context restore is forced to occur. This bit cannot be set with Restore Inhibit. Note: This bit is not saved in the associated CCID register. It only affects the processing of this command.
0	Restore Inhibit Project: All Format: U32 If set, the restore of the HW context from the logical context specified by Logical Context Address is inhibited (i.e., the existing HW context values are maintained). This bit must be used to prevent the loading of an uninitialized logical context. If clear, the context switch proceeds normally. Note: This bit is not saved in the associated CCID register. It only affects the processing of this command.



1.2.17 MI_STORE_DATA_IMM

MI_STORE_DATA_IMM					
Project:	All	Length Bias:	2		
Engine:	Render				

The MI_STORE_DATA_IMM command requests a write of the QWord constant supplied in the packet to the specified Memory Address. As the write targets a System Memory Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).

Programming Notes:

This command should not be used within a "non-secure" batch buffer to access global virtual space. Doing so will cause the command parser to perform the write with byte enables turned off. This command can be used within ring buffers and/or "secure" batch buffers.

This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll un-cached memory or device registers).

This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete "eventually", there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.

DWord	Bit	Description						
0	31:29	Command Type						
		Default Va	lue: 0h MI_C	OMMAND	Format: Op(Code		
	28:23	MI Comma	and Opcode					
		Default Va	lue: 20h MI_S	TORE_DATA_IMM	Format: Op(Code		
	22	Use Globa	al GTT					
		Project: All						
		buffer. It is	s allowed for this bit t	ated as if clear when execut to be clear when executing <i>nust</i> be '1' if the Per Proce	this command from a p	rivileged		
		Value	Name	Description		Project		
						FIUJECI		
		0h	Reserved			FIOJECI		
		Oh 1h	Reserved Global Graphics Address	This command will use t translate the Address ar be executing from a priv buffer.	nd this command must	All		
	21:8		Global Graphics	This command will use t translate the Address ar be executing from a priv	nd this command must			
	21:8 7:0	1h	Global Graphics Address Project: All	This command will use t translate the Address ar be executing from a priv buffer.	nd this command must			
		1h Reserved	Global Graphics Address Project: All ngth	This command will use t translate the Address ar be executing from a priv buffer.	nd this command must ileged (secure) batch prd (0,1) =			
		1h Reserved DWord Le	Global Graphics Address Project: All ngth	This command will use t translate the Address ar be executing from a priv buffer. Format: MBZ	nd this command must ileged (secure) batch prd (0,1) =	All		



		MI_STORE_DATA_IMM
2	31:2	Address Project: All
		Address: GraphicsAddress[31:2]
		Surface Type: U32(2)
		This field specifies Bits 31:2 of the Address where the DWord will be stored. As the store address must be DWord-aligned, Bits 1:0 of that address MBZ. This address must be 8B aligned for a store "QW" command.
	1	Reserved Project: All Format: MBZ
	0	Reserved Project: Format:
3	31:0	Data DWord 0 Project: All Format: U32
		This field specifies the DWord value to be written to the targeted location. For a QWord write this DWord is the lower DWord of the QWord to be reported (DW 0).
4	31:0	Data DWord 1 Project: All Format: U32
		This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).

1.2.18 MI_STORE_DATA_INDEX

	MI_STORE_DATA_INDEX							
Project:	All		Length Bi	as:	2			
Engine:	Ren	der						
specified of write target	The MI_STORE_DATA_INDEX command requests a write of the data constant supplied in the packet to the specified offset from the System Address defined by the Hardware Status Page Address Register. As the write targets a System Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).							
Programm	ing Notes	5:						
Use of this command with an invalid or uninitialized value in the Hardware Status Page Address Register is UNDEFINED.								
	This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll uncached memory or device registers).							
This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete "eventually", there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.								
DWord	Bit		Descripti	on				
0	31:29	Command Type						
		Default Value: 0h	MI_COMMAND		Format: OpCode			



		MI_STORE_DATA_INDEX
	28:23	MI Command Opcode
		Default Value: 21h MI_STORE_DATA_INDEX Format: OpCode
	22	Reserved Project: Format:
	21 20:8 7:0	Use Per-Process Hardware Status Page Project: All If this bit is set, this command will index into the per-process hardware status page at offset 28K from the LRCA. If clear, the Global Hardware Status Page will be indexed. This bit will be ignored and treated as set if this command is executed from within a non-secure batch buffer. This but must always be '0' Reserved Project: All Format: MBZ DWord Length
		Default Value: 1h Excludes DWord (0,1) = 1 for DWord, 2 for QWord Format: =n Total Length - 2
1	31:12	Reserved Project: All Format: MBZ
	11:2	Offset Project: All Format: U10 zero-based DWord offset into the HW status page. Address: HardwareStatusPageOffset[11:2] Surface Type: U32 Range [16, 1023] This field specifies the offset (into the hardware status page) to which the data will be written. Note that the first few DWords of this status page are reserved for special-purpose data storage – targeting these reserved locations via this command is UNDEFINED. This address must be 8B aligned for a store "QW" command.
	1:0	Reserved Project: All Format: MBZ
2	31:0	Data DWord 0Project:AllFormat:U32This field specifies the DWord value to be written to the targeted location.For a QWord write this DWord is the lower DWord of the QWord to be reported (DW 0).
3	31:0	Data DWord 1 Project: All Format: U32 This field specifies the upper DWord value to be written to the targeted QWord location (DW 1). (DW 1). (DW 1).



1.2.19 MI_STORE_REGISTER_MEM

MI_STORE_REGISTER_MEM							
Project:	All	Length Bias: 2					
Engine:	Rer	nder					
mapped reg	gister loca ong with t		vice and	nand requests a register read fro d store of that DWord to memor orm the read.			
The comma	and tempo	rarily halts co	mmano	d execution.			
The memo	ry address	for the write i	s snoo	ped on the host bus.			
Doing so w	ill cause th	ne command p	barser	a "non-secure" batch buffer to a to perform the write with byte er and/or "secure" batch buffers.			
		ause undefine NCE register		to be written to memory if given	register addr	esses for the	
The followi	ng addres	ses should NC	DT be u	used for SRMs			
1. 0x8	800 - 0x88	3FF					
2. >= (0x40000						
The only ex write requir		an SRM cycl	e to 0x4	40000-0xBFFFF when used as	part of the LF	RI read-after-	
DWord	Bit	Description					
0	31:29	Command Ty	/pe				
		Default Value:	0h	MI_COMMAND	Format:	OpCode	
	28:23	MI Command	l Opcod	de			
		Default Value:	24h	MI_STORE_REGISTER_MEM	Format:	OpCode	



22	Use Glo	bal GTT		
	Project:	All		
	batch bu a privileg	ffer. It is allowed for	eated as if clear when executing from a this bit to be clear when executing this iffer. This bit <i>must</i> be '1' if the Per Pro	command from
	Value	Name	Description	Project
	0h	Reserved		
	1h	Global Graphics Address	This command will use the global GTT to translate the Address and this command must be executing from a privileged (secure) batch buffer.	All
2	Reserve	d	F	ormat: MBZ
20	B Reserve	d Project: All	Format: MBZ	
7:	DWord L	ength		
	Default V	/alue: 1h	Excludes DWord (0,1)	
	Format:	=n	Total	Length - 2
31:	6 Reserve	d Project: All	Format: MBZ	
25	2 Register	Address		
	Project:	All		
	Address:	MMIO A	Address[25:2]	
	Surface ⁻	Type: MMIO F	Register	
			of the Register offset the DWord will be DWord-aligned, Bits 1:0 of that addres	
	Progra	mming Notes		Project
		a VGA register is no INED value.	t permitted and will store an	All
	be store	ed to memory; UNDE) or any of the FENCE registers canno FINED values will be written to these registers are specified.	t All



	MI_STORE_REGISTER_MEM					
2	31:2	Memory Address				
		Project: All				
		Address: GraphicsAddress[31:2]				
		Surface Type: MMIO Register				
		This field specifies the address of the memory location where the register value specified in the DWord above will be written. The address specifies the DWord location of the data. Range = GraphicsVirtualAddress[31:2] for a DWord register				
	1	Reserved Project: All Format: MBZ				
	0	Reserved				

1.2.20 MI_SUSPEND_FLUSH

			MI_	SUSPE	ND_FL	USH			
Project:	All				Length	n Bias:	1		
Engine:		nder							
Blocks MI	MIO syno	flush or any	/ flushes	related to	VT-d while	enable	d.		
DWord	Bit				Descri	ption			
0	31:29	Command	Туре						
		Default Value:							OpCode
	28:23	MI Comma	nd Opcode						
		Default Value:	0Bh	MI_SUS	PEND_FLU	SH		Format:	OpCode
	22:1	Reserved	Project:	All	Format:	MBZ			
	0	Suspend F	lush						
		Project:		All					
		Default Valu	ie:	0h	De	faultVau	eDesc		
		Format:		Enable				Format	Desc
		This field su enable, disa			sync flush oi idation.	r implicit	flush ge	nerated d	uring VTD
		Value	Name		Descriptio	n		Projec	:t
		0h	Disable					All	
		1h	Enable					All	
		<u>-</u>							



1.2.21 MI_UPDATE_GTT

MI_UPDATE_GTT							
Project:	All	Length Bias: 2					
Engine:	Render						
The MI UPI	DATE GTT com	mand is used to update GTT page table entries in a coherent manner					

The MI_UPDATE_GTT command is used to update GTT page table entries in a coherent manner and at a predictable place in the command flow.

An MI_FLUSH should be placed before this command, since work associated with preceding commands that are still in the pipeline may be referencing GTT entries that will be changed by its execution. The flush will also invalidate TLBs and read caches that may become invalid as a result of the changed GTT entries. MI_FLUSH is not required if it can be guaranteed that the pipeline is free of any work that relies on changing GTT entries (such as MI_UPDATE_GTT contained in a paging DMA buffer that is doing only update/mapping activities and no rendering).

This is a privileged command. This command will be converted to a no-op and an error flagged if it is executed from within a non-secure batch buffer.

Note that MI_UPDATE_GTT is mainly for the pages that are strictly used by GT. If driver chooses to update the CPU used pages thru MI_UPDATE_GTT, it needs to write to MMIO address x101008 (any value) to ensure system agent TLBs are invalidated before the new pages can be used.

DWord	Bit	Description							
0	31:29	Comman							
		Default Value:	0h	MI_COMMAND	Format:	OpCode			
	28:23	MI Comr	nand Opcode						
		Default Value:	23h	MI_UPDATE_GTT	Format:	OpCode			
	22	Use Glo	bal GTT						
		Project:	All						
		Value	Name	Description	Project				
		Value Oh	Name Per Process Graphics Address	DescriptionThis command will use the Per Process GTT to translate the Address and this command must be executing from a privileged (secure) batch buffer.	Project All				



	MI_UPDATE_GTT									
	7:0	DWord Length								
		Default Value: 0h Excludes DWord (0,1)								
		Format: =n Total Length - 2								
1	31:12 Entry Address									
		Project: All								
		Address: GraphicsAddress[31:12]								
		This field simply holds the DW offset of the first table entry to be modified. Note that one or more of the upper bits may need to be 0, i.e., for a 2G aperture, bit 31 MBZ.								
	11:0	Reserved Project: All Format: MBZ								
2n	31:0	Entry Data								
		Project: All								
		Format: Table Entry								
		This Dword becomes the new page table entry. See PPGTT/Global GTT Table Entries (PTEs) in Memory Interface Registers.								

1.2.22 MI_USER_INTERRUPT

MI_USER_INTERRUPT									
Project:	All	Length Bias: 1							
Engine:	Rei	nder							
	The MI_USER_INTERRUPT command is used to generate a User Interrupt condition. The parser will continue parsing after processing this command. See User Interrupt.								
DWord	Bit	Description							
0	31:29	Command Type							
		Default 0h MI_COMMAND Format: OpCode Value:							
	28:23	MI Command Opcode							
		Default 02h MI_USER_INTERRUPT Format: OpCode Value:							
	22:0	Reserved Project: All Format MBZ							



1.2.23 MI_WAIT_FOR_EVENT

			MI_V	VAIT_F	OR_E		Г		
Project:	All				Leng	th Bias:	1		
Engine:		nder							
specific e Program	event oco iming Inte	OR_EVENT of curs or while erface in <i>MI I</i> UNDEFINE	a specifi <i>Function</i>	ic conditic	n exists.	See Wa	ait Eve	nts/Condit	
parser w specified	rill halt (a d conditio		comman kist (the	d arbitrati condition	on) until code is i	the ever nactive)	nt/conc at the	lition occu time the p	arsed, the rs. Note that if a parser executes
lf CSunit	t is waitin	g for V-blank	or flip d	lone, HW	can go ir	nto RC1/	RC6 s	state.	
		sable MI_WA EVENT is pai							
• t	batch but	fer in PPGT	space	(labeled "	non-secı	ure" in co	ommar	nd)	
• (CB^2 bat	ch buffer							
		NOP registe VENT unde				nmand)	must b	be set after	r
• 6	Back-to-b	back MI_WAI	T_FOR_	_EVENT o	command	ds			
• 1	MI_WAIT	_FOR_EVE	NT is the	e last com	mand be	fore hea	d = tai	il	
DWord	Bit				Desc	ription			
0	31:29	Command 1	уре						
		Default Value:	0h	MI_COM	MAND			Format:	OpCode
	28:23	MI Comman	d Opcoc	le					
	Default 03h MI_WAIT_FOR_EVENT Format: OpCode Value:								
	22:20	Reserved	Project:		Forma	t: MBZ			
	22	Reserved	I	Project:	Fo	ormat:			
	21	Reserved	ł	Project:	Fo	ormat:			



20	Reserved	Projec	t: Format:					
19:16	Condition	Code Wait Sele	ct					
13.10	Condition Code Wait Select Project: All							
	This field enables a wait for the duration that the corresponding condition co active. These enable select one of 15 condition codes in the EXCC registe cause the parser to wait until that condition-code in the EXCC is cleared.							
	Value	Name	Description	Project				
	0h	Not Enabled	Condition Code Wait not enabled	All				
	1h-5h	Enabled	Condition Code select enabled; selects one of 5 codes, $0 - 4$	All				
	6h-15h	Reserved		All				
	Program	ming Notes						
			codes are implemented. The parser of emented condition code is selected by					
15:14	Reserved	Project:	Form	at: MBZ				
13	Display Pipe B H Blank Wait Enable Project: All Format: Enable This field enables a wait until the start of next Display Pipe B "Horizontal Blank event occurs. This event is defined as the start of the next Display B Horizontal blank period. Note that this can cause a wait for up to a line. See Horizontal B Event in the Device Programming Interface chapter of <i>MI Functions</i> .							
12		e Device Program	mming Interface chapter of <i>MI Functio</i>	ns.				
12	Event in the Reserved Display P Enable This field e occurs. The period. Note	Project: All Project: All ipe B Vertical Bl enables a wait un his event is define ote that this can c	ank Wait Project: All Forma til the next Display Pipe B "Vertical Bla ed as the start of the next Display Pipe ause a wait for up to an entire refresh	at: MBZ at: U32 ank" event e B vertical				
	Event in the Reserved Display P Enable This field e occurs. The period. Not Vertical Ble Display S Enable	Project: All Project: All ipe B Vertical Bl enables a wait un his event is define ote that this can c ank Event (See) prite B Flip Peno	ank Wait Project: All Formation The next Display Pipe B "Vertical Blaced as the start of the next Display Pipe ause a wait for up to an entire refresh Programming Interface).	ns. nat: MBZ at: U32 ank" event e B vertical period. Se mat: Ena				



		MI_WAIT_FOR_EVENT							
	9	Display Plane B Flip Pending Wait Project: All Format: Enable Enable							
		This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).							
-	8	Display Pipe B Scan Line Wait Enable Project: All Format: Enable							
		This field enables a wait while a Display Pipe B "Scan Line" condition exists. This condition is defined as the the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register.							
	7:6	Reserved Project: All Format: MBZ							
	5	Display Pipe A H Blank Wait Enable Project: All Format: U32							
		This field enables a wait until the start of next Display Pipe A "Horizontal Blank" event occurs. This event is defined as the start of the next Display A Horizontal blank period. Note that this can cause a wait for up to a line.							
	4	Reserved Project: All Format: MBZ							
	3	Display Pipe A Vertical Blank Wait Project: All Format: Enable Enable							
		This field enables a wait until the next Display Pipe A "Vertical Blank" event occurs. This event is defined as the start of the next Display A vertical blank period. Note that this can cause a wait for up to an entire refresh period.							
	2	Display Sprite A Flip Pending Wait Project: All Format: Enable Enable							
		This field enables a wait for the duration of a Display Sprite A "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of <i>MI Functions</i> .							
	1	Display Plane A Flip Pending Wait Project: All Format: Enable Enable							
		This field enables a wait for the duration of a Display Plane A "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of <i>MI Functions</i> .							



MI_WAIT_FOR_EVENT								
(0 Display Pipe A Scan Line Wait Enable	Project:	All	Format:	Enable			
	This field enables a wait while condition is defined as the the Scan Line Count Range Com Programming Interface chapt	e start of the so pare Register.	can line s See Sca	pecified in the Pi	pe A Display			



Revision History

Revision Number	Description	Revision Date
1.0	First 2011 Opensource edition	May 2011

§§