

Intel[®] OpenSource HD Graphics Programmer's Reference Manual (PRM) Volume 1 Part 4: Graphics Core – Video Codec Engine (SandyBridge)

For the 2011 Intel Core Processor Family

May 2011 Revision 1.0

NOTICE:

This document contains information on products in the design phase of development, and Intel reserves the right to add or remove product features at any time, with or without changes to this open source documentation.



Creative Commons License

You are free to Share — to copy, distribute, display, and perform the work

Under the following conditions:

Attribution. You must attribute the work in the manner specified by the author or licensor (but not in any

way that suggests that they endorse you or your use of the work).

No Derivative Works. You may not alter, transform, or build upon this work.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL[®] PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The SandyBridge chipset family, Havendale/Auburndale chipset family, Intel[®] 965 Express Chipset Family, Intel[®] G35 Express Chipset, and Intel[®] 965GMx Chipset Mobile Family Graphics Controller may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel[®] sales office or your distributor to obtain the latest specifications and before placing your product order. I2C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel[®]. Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2011, Intel Corporation. All rights reserved.



Contents

1. Vide	o Codec Engine Command Streamer	4
1.1 Re	gisters for Video Codec	4
1.1.1	Introduction	
1.1.2	Virtual Memory Control	
1.1.3	Context Submission [DevSNB]	11
1.1.4	VCS_RINGBUF—Ring Buffer Registers	13
1.1.5	Watchdog Timer Registers	16
1.1.6	Interrupt Control Registers	
1.1.7	Logical Context Support	24
1.1.8	Registers in MFC Pipe [DevSNB+]	26
1.1.9	Registers in Media Engine	33
1.2 Me	mory Interface Commands for Video Codec Engine	35
1.2.1	Introduction	
1.2.2	MI_ARB_CHECK	
1.2.3	MI_ARB_ON_OFF	
1.2.4	MI_BATCH_BUFFER_END	
1.2.5	MI_CONDITIONAL_BATCH_BUFFER_END	
1.2.6	MI_BATCH_BUFFER_START	
1.2.7	MI_FLUSH_DW	
1.2.8	MI_LOAD_REGISTER_IMM	
1.2.9	MI_NOOP	
1.2.10	MI_REPORT_HEAD	
1.2.11	MI_SEMAPHORE_MBOX	
1.2.12	MI_STORE_REGISTER_MEM	
1.2.13	MI_STORE_DATA_IMM	
1.2.14	MI_STORE_DATA_INDEX	
1.2.15	MI_SUSPEND_FLUSH	
1.2.16	MI_USER_INTERRUPT	
1.2.17	MI_UPDATE_GTT	
1.2.18	MI_WAIT_FOR_EVENT	57



1. Video Codec Engine Command Streamer

For [DevSNB+], full decode pipeline as well as encode pipeline are implemented in VCE.

VCE has its own command streamer and operates completely independently of the render (3D/Media) pipeline command streamer.

1.1 Registers for Video Codec

1.1.1 Introduction

This command streamer supports a completely independent set of registers. Only a subset of the MI Registers is supported for this 2nd command streamer. The effort is to keep the registers at the same offset as the render command streamer registers. The base of the registers for the video decode engine will be defined per project, the offsets will be maintained.

Project	Base Address Value for the memory
	interface register offset for the Bit Stream Command Stream

DevSNB+ 0x10000

eg: The Ring buffer tail pointer will be 0x10000 + 0x2030

1.1.2 Virtual Memory Control

MFX engine supports a 2-level mapping scheme for PPGTT, consisting of a first-level page directory containing page table base addresses, and the page tables themselves on the 2nd level, consisting of page addresses.



	VC2_PP_	DIR_BASE – Page Directory Base Register
Register T	ype: MMIO_CS	
Address C	offset: 12228h	
Project:	All	
Default Va	lue: 0000 0000h	
Access:	R/W	
Size (in bi		set into the GGTT where the (current context's) PPGTT page directory begins.
Program		register triggers the render pipe to fetch all PDs. C Driver Boot Enable bit in MBCTL register must be set <u>before</u> this register cluding S3 exit)
Bit		Description
		Description
30:16	Page Directory B	· · · · · · · · · · · · · · · · · · ·
	Page Directory B Project:	· · · · · · · · · · · · · · · · · · ·
		ase Offset
	Project:	ase Offset All
	Project: Default Value: Format:	ase Offset All Oh U15
	Project: Default Value: Format: Range	ase Offset All Oh
	Project: Default Value: Format: Range Contains the cach	ase Offset All Oh U15 [0,GGTT Size in cachelines - 1]
30:16	Project: Default Value: Format: Range Contains the cach	All Oh U15 [0,GGTT Size in cachelines - 1] eline (64-byte) offset into the GGTT where the page directory begins.

1.1.2.1 VCS_PP_DIR_BASE – Page Directory Base Register



1.1.2.2 VCS_PP_DCLV – PPGTT Directory Cacheline Valid Register

VCS	PP_DCLV – PPGTT Directory Cacheline Valid Register
Register Type:	MMIO_CS
Address Offset:	12220h
Project:	All
Default Value:	0h
Access:	R/W

Size (in bits): 64 This register controls update of the on-chip PPGTT Directory Cache during a context restore. Bits that are set will trigger the load of the corresponding 16 directory entry group. This register is restored with context (prior to restoring the on-chip directory cache itself). This register is also restored when switching to a context whose LRCA matches the current CCID if the **Force PD Restore** bit is set in the context descriptor.

The context image of this register must be updated and maintained by SW; SW should not normally need to read this register.

This register can also effectively be used to limit the size of a processes' virtual address space. Any access by a process that requires a PD entry in a set that is not enabled in this register will cause a fatal error, and no fetch of the PD entry will be attempted

Bit	Description						
63:32	Reserved	Project:	All	Format:	MBZ		
31:0	PPGTT Dire [132] 16 ent	ectory Cache tries	Restore	Project:	All	Format:	Array:Enable
							will be brought in on e entries will not be

The field below needs to go in some register to enable PPGTT, either in GAC MMIO or VCS MMIO.

1	Per-Process Enable	GTT	Project:	DevS	NB+	Format:	Enable		
	If set, PPGTT allows support			s enabled.	This bi	it <i>must</i> be s	set if runlist enable is set.	Setting this	bit also



VCS_MI_MODE — Mode Register for Software Interface Register Type: Address Offset: I 209Ch-1209Fh Address Offset: 0000 0200h Access: Read/Write Size (In bits): 32 bits The MI_MODE register contains information that controls software interface aspects of the command parser Bit Description 31:16 Masks: A "1" In a bit in this field allows the modification of the corresponding bit in Bits 15:0 15 Suspend Flush Project: All Mask: MMIO(0x209c)#31 Value Name Description 0h No Delay HW will not delay flush, this bit will get cleared by MLSUSPEND_FLUSH as well 11h Delay Flush HW will not delay flush, bits bit will get cleared by MLSUSPEND_FLUSH as well 14:12 Reserved Read/Write All 11 Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. 10 Reserved Read/Write Image: Parser not Idle 11 Invalidate UHPTR enable: If bit set HW clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. 10 Reserved Read/Write Image: Pa	1.1.2.3	VC2_I		ode Register for Software Interfac	e	
Address Offset: 1209Ch-1209Fh Project: 0000 0200h Access: Read/Write Size (in bits): 32 bits The MI_MODE register contains information that controls software interface aspects of the command parser Bit Description 31:16 Masks: A "1" in a bit in this field allows the modification of the corresponding bit in Bits 15:0 15 Suspend Flush Project: All Mask: MMIO(0x209c)#31 Value Name Description Oh No Delay HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well 1h Delay Flush HW will delay the flush because of sync flush or VTD regimes until reset, this bit will get current active head pointer is equal to UHPTR. 11 Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. 10 Reserved Read/Write Image: Set by MI_SUSPEND_FLUSH as well 11 Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. 10 Reserved Read/Write Image: Set by MI_SUSPEND_FLUSH as well 11 Invalidate UHPTR enable: If bit set H/W clears the val		VCS_I	MI_MODE —	Mode Register for Software I	nterface	
Project: Default Value: 0000 0200h Access: Read/Write Size (in bits): 32 bits The ML_MODE register contains information that controls software interface aspects of the command parser Bit Description 31:16 Masks: A "1" in a bit in this field allows the modification of the corresponding bit in Bits 15:0 15 Suspend Flush Project: All Mask: MMIO(0x209c)#31 Value Name Description Project 0h No Delay HW will not delay flush, this bit will get cleared by ML_SUSPEND_FLUSH as well All 1th Delay Flush HW will cleay the flush because of sync flush will get cleared by ML_SUSPEND_FLUSH as well All 14:12 Reserved Read/Write All All 11 Invalidate UHPTR enable: If bit set HW clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. All 10 Reserved Read/Write I Invalidate UHPTR enable: If bit set HW clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to U	Register	Туре:				
Default Value: 0000 0200h Access: Read/Write Size (in bits): 32 bits The ML_MODE register contains information that controls software interface aspects of the command parser Bit Description 31:16 Masks: A "1" in a bit in this field allows the modification of the corresponding bit in Bits 15:0 15 Suspend Flush Project: All Mask: MMIO(0x209c)#31 All Value Name Description Project 0h No Delay HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well All 11 Delay Flush HW will delay the flush because of sync flush withil get set by MI_SUSPEND_FLUSH as well All 14:12 Reserved Read/Write All Multicate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head/Write All 10 Reserved Read/Write Image: Site of flush flush for VTD regimes until reset, this bit will get are rate to this bit are not allowed. Stop Ring O = Parser not Idle Image: Site of flush flush for VTD regimes until reset, this bit will flush for VTD regimes until reset, this bit will flush for VTD regimes until reset, this bit are not allowed. Software must set of flush flush for VTD regimes until reset, this bit will flush for VTD	Address	Offset:	1209Ch-1209Fh			
Access: Read/Write Size (in bits): 32 bits The MI_MODE register contains information that controls software interface aspects of the command parser Bit Description 31:16 Masks: A "1" in a bit in this field allows the modification of the corresponding bit in Bits 15:0 15 Suspend Flush Project: All Mask: Main (Oux209c)#31 Value Name Description Project 0h No Delay HW will not delay flush, this bit will get as well All 1h Delay Flush HW will not delay flush, this bit will get as the flush because of sync flush or VTD regimes until reset, this bit will get set by MI_SUSPEND_FLUSH as well All 14:12 Reserved Read/Write Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. 10 Reserved Read/Write Image: Stop Ring 9 Ring Idle (Read Only Status bit) or Parser Idle in Parser Idle Image: Stop Ring 0 = Normal Operation. 1 = Parser Idle Image: Stop Ring idle bit after setting this bit to ensure that the hardware is idle. 8 Stop Rung idle Descriptions is to ensure that the hardware is idle. Software must clear this bit to rores	Project:					
Size (in bits): 32 bits The MI_MODE register contains information that controls software interface aspects of the command parser Bit Description 31:16 Masks: A "1" in a bit in this field allows the modification of the corresponding bit in Bits 15:0 15 Suspend Flush Project: All Mask: MMIO(0x209c)#31 Project All Value Name Description Project Oh No Delay HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well All 1h Delay Flush HW will delay the flush because of sync flush or VTD regimes until reset, this bit will get set by MI_SUSPEND_FLUSH as well All 14:12 Reserved Read/Write Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. Project: All 10 Reserved Read/Write Parser in tilde Writes to this bit are not allowed. Stop Ring O = Normal Operation. I = Parser is turned off. Software must set this bit to force the Ring and Command Parser to Idle. Software must read a "1" in Ring Idle bit after setting this bit to ensure that the hardware is idle. Software must clear this bit for Ring to resume normal operation.	Default	Value:	0000 0200h			
The MI_MODE register contains information that controls software interface aspects of the command parser Bit Description 31:16 Masks: A "1" in a bit in this field allows the modification of the corresponding bit in Bits 15:0 15 Suspend Flush Project: All Mask: MMIO(0x209c)#31 Mask: MMIO(0x209c)#31 Value Name Description Project Oh No Delay HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well All 1h Delay Flush HW will ot delay the flush because of sync All 1k:12 Reserved Read/Write Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. 10 Reserved Read/Write Image: Parser not Idle Image: Parser Idle 9 Ring Idle (Read Only Status bit) Image: Parser Idle Image: Parser Idle Writes to this bit are not allowed. 8 Stop Ring Image: Parser Idle Image: Parser Idle Software must set this bit to force the Ring and Command Parser to Idle. Software must read a "1" in R	Access:		Read/Write			
Bit Description 31:16 Masks: A "1" in a bit in this field allows the modification of the corresponding bit in Bits 15:0 15 Suspend Flush Project: All Mask: Mask: MMIO(0x209c)#31 Value Name Description 0h No Delay HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well All 14:12 Reserved Read/Write All 14:12 Reserved Read/Write All 11 Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. 10 Reserved Read/Write 11 Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. 10 Reserved Read/Write 11 Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. 10 Reserved Read/Write 11 Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. 10 Reserved Read/Write 11 Invalidate UHPTR enable is equal to UHPTR. 12 On N	Size (in	bits):	32 bits			
31:16 Masks: A "1" in a bit in this field allows the modification of the corresponding bit in Bits 15:0 15 Suspend Flush Project: All Mask: Yalue Name Description Project Oh No Delay HW will not delay flush, this bit will get cleared by ML_SUSPEND_FLUSH as well All 1h Delay Flush HW will delay the flush because of sync flush or VTD regimes until reset, this bit will get set by ML_SUSPEND_FLUSH as well All 14:12 Reserved Read/Write All 11 Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. 10 Reserved Read/Write 11 Invalidate (Read Only Status bit) 0 = Parser not Idle 1 = Parser Idle Writes to this bit are not allowed. 8 Stop Ring 0 = Normal Operation. 1 = Parser is turned off. Software must set this bit to force the Ring and Command Parser to Idle. Software must read a "1" in Ring Idle bit after setting this bit to ensure that the hardware is idle. Software must clear this bit for Ring to resume normal operation.		MODE reg	ister contains infor	mation that controls software interface aspe	cts of the command	
15 Suspend Flush Project: All Mask: MMIO(0x209c)#31 Value Name Description Project Oh No Delay HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well All 1h Delay Flush HW will delay the flush because of sync flush or VTD regimes until reset, this bit will get set by MI_SUSPEND_FLUSH as well All 14:12 Reserved Read/Write All 11 Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. Reserved Read/Write 9 Ring Idle (Read Only Status bit) 0 = Parser not Idle 1 = Parser Idle Parser Idle Writes to this bit are not allowed. Stop Ring 0 = Normal Operation. 1 = Parser is turned off. 8 StopRing 0 = Normal off. Software must set this bit to force the Ring and Command Parser to Idle. Software must read a "1" in Ring Idle bit after setting this bit to ensure that the hardware is idle. Software must clear this bit for Ring to resume normal operation.	Bit			Description		
Project: All Mask: MMIO(0x209c)#31 Value Name Description Project Oh No Delay HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well All 1h Delay Flush HW will delay the flush because of sync flush or VTD regimes until reset, this bit will get set by MI_SUSPEND_FLUSH as well All 14:12 Reserved Read/Write Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. 10 Reserved Read/Write Impact the end pointer is equal to UHPTR. 9 Ring Idle (Read Only Status bit) 0 = Parser not Idle 1 = Parser Idle Impact the end pointer is equal to UHPTR. 8 Stop Ring 0 = Normal Operation. 1 = Parser is turned off. Impact the part off. 8 Stoftware must set this bit to force the Ring and Command Parser to Idle. I = Parser is turned off. Software must clear this bit for Ring to resume normal operation. 1 = Parser is this bit for Ring to resume normal operation. Software must clear this bit for Ring to resume normal operation.	31:16	Masks: A	"1" in a bit in this fiel	d allows the modification of the corresponding bi	t in Bits 15:0	
Mask: MMIQ(0x209c)#31 Value Name Description Project Oh No Delay HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well All 1h Delay Flush HW will delay the flush because of sync flush or VTD regimes until reset, this bit will get set by MI_SUSPEND_FLUSH as well All 14:12 Reserved Read/Write Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. Ring Idle (Read Only Status bit) Implement of the set of this bit are not allowed. 9 Ring Idle (Read Only Status bit) 0 = Parser not Idle 1 = Parser Idle Writes to this bit are not allowed. Value of the set is the off. Software must set this bit to force the Ring and Command Parser to Idle. Software must read a "1" in Ring Idle bit after setting this bit to ensure that the hardware is idle. Software must read a "1" in Ring Idle bit after setting this bit for Ring to resume normal operation.	15	Suspen	d Flush			
Value Name Description Project Oh No Delay HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well All 1h Delay Flush HW will delay the flush because of sync flush or VTD regimes until reset, this bit will get set by MI_SUSPEND_FLUSH as well All 14:12 Reserved Read/Write Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. Reserved Read/Write 10 Reserved Read/Write Vites to UHPTR. Vites to UHPTR. 9 Ring Idle (Read Only Status bit) 0 = Parser not Idle 1 = Parser Idle Writes to this bit are not allowed. Vites to this bit are not allowed. 8 Stop Ring 0 = Normal Operation. 1 = Parser is turned off. Software must set this bit to force the Ring and Command Parser to Idle. Software must read a "1" in Ring Idle bit after setting this bit to ensure that the hardware is idle. Software must clear this bit for Ring to resume normal operation.		Project:		All		
Oh No Delay HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well All 1h Delay Flush HW will delay the flush because of sync flush or VTD regimes until reset, this bit will get set by MI_SUSPEND_FLUSH as well All 14:12 Reserved Read/Write Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. 10 Reserved Read/Write Image: Stop Ring flue (Read Only Status bit) Image: Stop Ring flue (Read Only Status bit) Image: Stop Ring flue = Stop Ring flue		Mask:		MMIO(0x209c)#31		
Oh No Delay HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well All 1h Delay Flush HW will delay the flush because of sync flush or VTD regimes until reset, this bit will get set by MI_SUSPEND_FLUSH as well All 14:12 Reserved Read/Write Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. 10 Reserved Read/Write 9 Ring Idle (Read Only Status bit) 0 = Parser not Idle 1 = Parser Idle Writes to this bit are not allowed. 8 Stop Ring 0 = Normal Operation. 1 = Parser is turned off. Software must set this bit to force the Ring and Command Parser to Idle. Software must read a "1" in Ring Idle bit after setting this bit to ensure that the hardware is idle. Software must clear this bit for Ring to resume normal operation.				_		
Ih Delay Flush HW will delay the flush because of sync flush or VTD regimes until reset, this bit will get set by MI_SUSPEND_FLUSH as well All 14:12 Reserved Read/Write All 11 Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. 10 Reserved Read/Write 9 Ring Idle (Read Only Status bit) 0 = Parser not Idle 1 = Parser Idle Writes to this bit are not allowed. 8 Stop Ring 0 = Normal Operation. 1 = Parser is turned off. Software must set this bit to force the Ring and Command Parser to Idle. Software must read a "1" in Ring Idle bit after setting this bit to ensure that the hardware is idle.				•	-	
flush or VTD regimes until reset, this bit will get set by MI_SUSPEND_FLUSH as well 14:12 Reserved Read/Write 11 Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. 10 Reserved Read/Write 9 Ring Idle (Read Only Status bit) 0 = Parser not Idle 1 = Parser Idle Writes to this bit are not allowed. 8 Stop Ring 0 = Normal Operation. 1 = Parser is turned off. Software must set this bit to force the Ring and Command Parser to Idle. Software must read a "1" in Ring Idle bit after setting this bit to ensure that the hardware is idle. Software must clear this bit for Ring to resume normal operation.		Oh	No Delay		All	
11 Invalidate UHPTR enable: If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR. 10 Reserved Read/Write 9 Ring Idle (Read Only Status bit) 0 = Parser not Idle 1 = Parser Idle Writes to this bit are not allowed. 8 Stop Ring 0 = Normal Operation. 1 = Parser is turned off. Software must set this bit to force the Ring and Command Parser to Idle. Software must read a "1" in Ring Idle bit after setting this bit to ensure that the hardware is idle. Software must clear this bit for Ring to resume normal operation.		1h	Delay Flush	flush or VTD regimes until reset, this bit will	All	
current active head pointer is equal to UHPTR. 10 Reserved Read/Write 9 Ring Idle (Read Only Status bit) 0 = Parser not Idle 1 = Parser Idle Writes to this bit are not allowed. 8 Stop Ring 0 = Normal Operation. 1 = Parser is turned off. Software must set this bit to force the Ring and Command Parser to Idle. Software must read a "1" in Ring Idle bit after setting this bit to ensure that the hardware is idle. Software must clear this bit for Ring to resume normal operation.	14:12	Reserved	Read/Write			
 9 Ring Idle (Read Only Status bit) 0 = Parser not Idle 1 = Parser Idle Writes to this bit are not allowed. 8 Stop Ring 0 = Normal Operation. 1 = Parser is turned off. Software must set this bit to force the Ring and Command Parser to Idle. Software must read a "1" in Ring Idle bit after setting this bit to ensure that the hardware is idle. Software must clear this bit for Ring to resume normal operation. 	11				4134h, bit 0) when	
 0 = Parser not Idle Parser Idle Parser Idle Writes to this bit are not allowed. 8 Stop Ring Normal Operation. Parser is turned off. Software must set this bit to force the Ring and Command Parser to Idle. Software must read a "1" in Ring Idle bit after setting this bit to ensure that the hardware is idle. Software must clear this bit for Ring to resume normal operation. 	10	Reserved	Read/Write			
1 = Parser Idle Writes to this bit are not allowed. 8 Stop Ring 0 = Normal Operation. 1 = Parser is turned off. Software must set this bit to force the Ring and Command Parser to Idle. Software must read a "1" in Ring Idle bit after setting this bit to ensure that the hardware is idle. Software must clear this bit for Ring to resume normal operation.	9	Ring Idle (Read Only Status bit)				
Writes to this bit are not allowed. 8 Stop Ring 0 = Normal Operation. 1 = Parser is turned off. Software must set this bit to force the Ring and Command Parser to Idle. Software must read a "1" in Ring Idle bit after setting this bit to ensure that the hardware is idle. Software must clear this bit for Ring to resume normal operation.						
 8 Stop Ring 0 = Normal Operation. 1 = Parser is turned off. Software must set this bit to force the Ring and Command Parser to Idle. Software must read a "1" in Ring Idle bit after setting this bit to ensure that the hardware is idle. Software must clear this bit for Ring to resume normal operation. 				wed		
 0 = Normal Operation. 1 = Parser is turned off. Software must set this bit to force the Ring and Command Parser to Idle. Software must read a "1" in Ring Idle bit after setting this bit to ensure that the hardware is idle. Software must clear this bit for Ring to resume normal operation. 	8					
Software must set this bit to force the Ring and Command Parser to Idle. Software must read a "1" in Ring Idle bit after setting this bit to ensure that the hardware is idle. Software must clear this bit for Ring to resume normal operation.	Ū					
Ring Idle bit after setting this bit to ensure that the hardware is idle. Software must clear this bit for Ring to resume normal operation.			•			
					vare must read a "1" in	
7:3 Reserved Read/Write		Software	must clear this bit	for Ring to resume normal operation.		
	7:3	Reserved	Read/Write			

1.1.2.3 VCS_MI_MODE — Mode Register for Software Interface



Type: Offset: alue: ts): ODE regis	1209Ch–1209Fh 0000 0200h Read/Write 32 bits Ster contains information that controls software interface aspects of the command
alue: ts):	0000 0200h Read/Write 32 bits
ts):	Read/Write 32 bits
ts):	Read/Write 32 bits
	32 bits
ODE regis	ster contains information that controls software interface aspects of the command
	Description
MI_ARB_	ON_OFF Privileged Attribute Enable [DevSNB+]
executed i	MI_ARB_ON_OFF command will be treated as a privileged command. That is, if n a non-secure batch buffer, hardware will convert it to a NOOP. If clear, will execute at all times. Note that this register cannot be changed in the UMD.
Reserved	Read/Write
lf : ex ha	set, the secuted i ardware

1.1.2.4 VCS_INSTPM—Instruction Parser Mode Register

Address Offset:	120C0h-120C3h
Default Value:	0000 0000h
Access:	Read/Write
Size:	32 bits

The VCS_INSTPM register is used to control the operation of the VCS Instruction Parser. Certain classes of instructions can be disabled (ignored) – often useful for detecting performance bottlenecks. Also, "Synchronizing Flush" operations can be initiated – useful for ensuring the completion (vs. only parsing) of rendering instructions.

Programming Notes:

• All Reserved bits are implemented.

Bit			Description	
31:16			for bits 15:0. If this register is written with any of these b) will not be modified. Reading these bits always returns (
15:10	Reserved: MBZ			
9	Reserved	Project:	Format:	



Bit	Description
8:7	Reserved: MBZ
6	Memory Sync Enable: This set, this bit allows the video decode engine to write out the data from the local caches to memory. [DevSNB+]
	This bit is not persistent. S/W must define this bit each time a sync flush is requested
5	Sync Flush Enable: This field is used to request a Sync Flush operation. The device will automatically clear this bit before completing the operation. See Sync Flush (<i>Programming Environment</i>).
	Programming Note:
	• The command parser must be stopped prior to issuing this command by setting the Stop Ring bit in register BCS_MI_MODE . Only after observing Ring Idle set in BCS_MI_MODE can a Sync Flush be issued by setting this bit. Once this bit becomes clear again, indicating flush complete, the command parser is re-enabled by clearing Stop Ring .
	Format = Enable (cleared by HW)
	[DevSNB+] When using MI_SUSPEND_FLUSH, this bit cannot be relied on as an indicator of sync flush complete. Instead, driver must wait until head == tail
4:0	Reserved: MBZ

1.1.2.5 VCS_NOPID — NOP Identification Register

Address Offset:	12094h-12097h
Default Value:	0000 0000h
Access:	Read Only
Size:	32 bits

The BCS_NOPID register contains the Noop Identification value specified by the last MI_NOOP instruction that enabled this register to be updated.

Bit	Description
31:22	Reserved: MBZ
21:0	Identification Number: This field contains the 22-bit Noop Identification value specified by the last MI_NOOP instruction that enabled this field to be updated.



.1.2.6	VBS	SYNC – Video/Blitter Semaphore Sync Register	
		VBSYNC – Video/Blitter Semaphore Sync Register	
Register Ty	/pe:	MMIO_VCS	
Address Of	fset:	12040h	
Project:		All	
Default Val	ue:	0000000h	
Access:		R/W	
Size (in bits	s):	32	
Trusted Type:		1	
This registe	This register is written by BCS, read by VCS.		
Bit		Description	
31:0	Sema	aphore Data	
	Sema	aphore data for synchronization between video codec engine and blitter engine	

1.1.2.6 VBSYNC – Video/Blitter Semaphore Sync Register

1.1.2.7 VRSYNC – Video/Render Semaphore Sync Register

	V	/RSYNC – Video/Render Semaphore Sync Register	
Register Ty	vpe:	MMIO_VCS	
Address Of	fset:	12044h	
Project:		All	
Default Valu	ue:	0000000h	
Access:		R/W	
Size (in bits	5):	32	
Trusted Type:		1	
This register is written by CS, read by VCS.			
Bit		Description	
31:0	Semaphore Data		
	Sema	aphore data for synchronization between video codec engine and render engine.	



1.1.2.8 GAC_MODE — Mode Register for GAC

Address Offset:	120A0h-120A3h
Default Value:	0000 0000h
Access:	Read/Write
Size:	32 bits

The GAC_MODE register contains information that controls configurations in the GAC.

Bit	Description
31:16	Masks: A "1" in a bit in this field allows the modification of the corresponding bit in Bits 15:0
15:0	Reserved Read/Write

1.1.3 Context Submission [DevSNB]

1.1.3.1 VCS_RCCID—Ring Buffer Current Context ID Register

Address Offset:	12190h-12197h
Default Value:	00 00 00 00h
Access:	Read/Write
Size:	32 bits

This register contains the current "ring context ID" associated with the ring buffer.

Programming Notes:

• The current context registers must not be written directly (via MMIO). The RCCID register should only be updated indirectly from RNCID.

Bit	Description	
63:0	See Context Descriptor for VCS	

1.1.3.2 VCS_RNCID—Ring Buffer Next Context ID Register

Address Offset:	12198h–1219fh
Default Value:	00 00 00 00h
Access:	Read/Write
Size:	64 bits

This register contains the *next* "ring context ID" associated with the ring buffer.



Programming Notes:

• The current context (RCCID) register can be updated indirectly from this register on a context switch event. Note that this can only be triggered when arbitration is enabled or if the current context runs dry (head pointer becomes equal to tail pointer).

Bit	Description	
63:0	See Context Descriptor for VCS	

1.1.3.3 Context Status

A context switch interrupt will be sent anytime a context switch occurs. This is documented in the "GPU Overview" volume, "Memory Data Formats" chapter. A status DW for the context that was just switched away from will be written to the Context Status Buffer in the Global Hardware Status Page. The status contains the context ID and the reason for the context switch. Note that since there will have been no running contexts when the very first (after reset) context is submitted, the Context ID in the first Context Status DWord will be UNDEFINED.

Table 1-1. Format of Context Status Dword

Bit	Description
31:12	Context ID. Contains the context ID copied from the submitted context.
11:8	Reserved: MBZ
7	Media watch dog timer expired cause the context switch
6	Reserved: MBZ
5	Reserved: MBZ
4	Ring Buffer Becoming Empty Caused context to Switch.
3	Reserved: MBZ
2	Reserved: MBZ
1	Waiting on a Semaphore Caused Context to Switch.
0	Reserved: MBZ

When SW services a context switch interrupt, it should read the Context Status Buffer beginning where it left off reading the last time it serviced a context switch interrupt. It should read up through the **Last Written Status Offset**, which is also recorded in the Context Status Buffer. The status DWs can be examined to determine which contexts were switched out between context interrupt service intervals, and why.

Table 1-2. Number of Context Status Entries in Memory

Device	Number of Status Entries
DevSNB	12 (DW) Entries



Status Dwords are written out to the Context Status Buffer at incrementing addresses. The Context Status Buffer has a limited size and simply wraps around to the beginning when the end is reached.

The Context Status Buffer fits into a single cacheline so that the whole buffer will be read from memory at once if the driver performs a cacheable read.

Table 1-3. Format of the Context Status Buffer

DW	Description
15	Last Written Status Offset. This Dword is written on every context switch with the (pre-increment) value of the Context Status Buffer Pointer Register. The lower 4 bits increment for every status Dword write; the upper 28 bits are always 0. The lowest 4 bits indicate which of the Context Status Dwords was just written.
14-12	Reserved: MBZ
11-0	Context Status Dwords. A circular buffer of context status DWs. As each context is switched away from, its status is written here at ascending DWs as indicated by the Last Written Status Offset . Once DW 11 has been written, the pointer wraps around so that the next status will be written at DW0. Format = ContextStatusDW

1.1.4 VCS_RINGBUF—Ring Buffer Registers

Address Offset:	12030h – 1203Fh: Ring Buffer:
	offset 0h = _TAIL
	offset 4h = _HEAD
	offset 8h = _START
	offset Ch = _CTL
Default Value:	0000 0000h
Access:	Read/32 bit Write Only
Size:	4 DWords / Ring Buffer

These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a linear memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the *Programming Interface* chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.

<u>Ring Buffer Head and Tail Offsets must be properly programmed before it is enabled. A Ring</u> <u>Buffer can be enabled when empty.</u>



The format of the Ring Buffer register set follows:

DWord Offset	Bit	Descrip	otion	
0	31:21	Reserved: MBZ		
	20:3	Tail Offset: This field is written by software to specify where the valid instructions placed in the ring buffer end. The value written points to the QWord <i>past</i> the last valid QWord of instructions. In other words, it can be defined as the <i>next</i> QWord that software will write instructions into. Software must write subsequent instructions to QWords following the Tail Offset, possibly wrapping around to the top of the buffer (i.e., software can't skip around within the buffer). Note that all DWords prior to the location indicated by the Tail Offset must contain valid instruction data – which may require instruction padding by software. See Head Offset for more information. Format = U18 QWord Offset		
		[DevSNB] Every tail move must follow the sec MMIO action	Comment	
		Write 0x12050 = 0x00010001	Disable MFX pipe from claiming idle	
		Write 0x12198 = 0x00000000	Benign active cycle that will wake up MFX pipe (if currently idle)	
		Poll for 0x12050[3] = 0	Make sure MFX pipe is out of idle. <i>Very unlikely will need more than 1 read</i>	
		Write 0x12030 = <new ptr="" tail="" value=""></new>		
		Write 0x12050 = 0x00010000	Let VCS claim MFX pipe idle again	
	2:0	Reserved: MBZ		
1	31:21	Wrap Count: This field is incremented by 1 whenever the Head Offset wraps from the end of the buffer back to the start (i.e., whenever it wraps back to 0). Appending this field to the Head Offset field effectively creates a virtual 4GB Head "Pointer" which can be used as a tag associated with instructions placed in a ring buffer. The Wrap Count itself will wrap to 0 upon overflow. Format = U11 count of ring buffer wraps		
	20:2	Head Offset: This field indicates the offset of the <i>next</i> instruction DWord to be parsed. Software will initialize this field to select the first DWord to be parsed once the RB is enabled. (Writing the Head Offset while the RB is enabled is UNDEFINED). Subsequently, the device will increment this offset as it executes instructions – until it reaches the QWord specified by the Tail Offset . At this point the ring buffer is considered "empty".		
		Programming Notes: A RB can be enabled empty or containing som	ne number of valid instructions.	
		Format = U19 DWord Offset		
	1:0	Reserved: MBZ		



DWord Offset	Bit	Description
2	31:12	Starting Address: This field specifies Bits 31:12 of the 4KB-aligned starting Graphics Address of the ring buffer. All ring buffer pages must map to Main Memory (uncached) pages. Ring Buffer addresses are always translated through the global GTT. Per-process address space can only be used via a batch buffer.
	44.0	Format: Graphics Address Bits 31:12
	11:0	Reserved: MBZ
3	31:21	Reserved: MBZ
	20:12	Buffer Length: This field is written by SW to specify the length of the ring buffer in 4 KB Pages. Format = U9 in 4 KB pages – 1 Range = [0 = 1 page = 4 KB, 1FFh = 512 pages = 2 MB]
	11	RBWait Indicates that this ring has executed a WAIT_FOR_EVENT instruction and is currently waiting. Software can write a "1" to clear this bit, write of "0" has no effect. When the RB is waiting for an event and this bit is cleared, the wait will be terminated and the RB will be returned to arbitration.
	10	Semaphore Wait Indicates that this ring has executed a MI_SEMAPHORE_MBOX instruction with register compare and is currently waiting. Software can write a "1" to clear this bit, write of "0" has no effect. When the RB is waiting for the compare to meet and this bit is cleared, the wait will be terminated and the RB will be returned to arbitration.
	9	Reserved: MBZ
	8	Disable Register Accesses:0 = Ring is allowed to access (read or write) MMIO space.1 = Ring is not allowed to write MMIO space. Ring is allowed to read registers.
	7:3	Reserved: MBZ
	2:1	Automatic Report Head Pointer: This field is written by software to control the automatic "reporting" (write) of this ring buffer's "Head Pointer" register (register DWord 1) to the corresponding location within the Hardware Status Page. Automatic reporting can either be disabled or enabled at 4KB, 64KB or 128KB boundaries within the ring buffer. Format =
		0: MI_AUTOREPORT_OFF – Automatic reporting disabled
		1: MI_AUTOREPORT_64KB – Report every 16 pages (64KB) 2: MI_AUTOREPORT_4KB – Report every page (4KB)
		3: MI_AUTOREPORT_128KB – Report every 32 pages (128KB)
		When the Per-Process Virtual Address Space bit is set and automatic head reporting is desired, this field must be set to option 2 since the ring buffer will be only 16KB in size. The head pointer will be reported to the head pointer location in the PP HW Status Page when it passes each 4KB page boundary. When the above-mentioned bit is set, reporting will behave just as on the prior devices (as documented above), and option 2 is not legal.
		-



1.1.4.1 VCS_UHPTR — Pending Head Pointer Register

Address Offset:	12134h–12137h
Default Value:	0000 0000h
Access:	Read/Write
Size:	32 bits

Bit	Description	
31:3	Head Pointer Address : This register represents the GFX address offset where execution should continue in the ring buffer following execution of an MI_ARB_CHECK command. Format = MI_Graphics_Offset	
2:1	Reserved: MBZ	
0	 Head Pointer Valid: 1 = Indicates that there is an updated head pointer programmed in this register 0 = No valid updated head pointer register, resume execution at the current location in the ring buffer This bit is set by the software to request a pre-emption. It is reset by hardware when an MI_ARB_CHECK command is parsed by the command streamer. The hardware uses the head pointer programmed in this register at the time the reset is generated. 	

1.1.5 Watchdog Timer Registers

1.1.5.1 VCS_CNTR—Counter for the bit stream decode engine

Address Offset:	12178h-1217Bh
Default Value:	FFFF FFFFh
Access:	Read/Write
Size:	32 bits

Bit	Description	
31:0	Count Value:	
	Writing a Zero value to this register starts the counting.	
	Writing a Value of FFFF FFFF to this counter stops the counter	



1.1.5.2 VCS_THRSH—Threshold for the counter of bit stream decode engine

Address Offset:	1217Ch–1217Fh
Default Value:	00150000h
Access:	Read/Write
Size:	32 bits

Bit	Description	
31:0	Threshold Value: The value in this register reflects the number of clocks the bit stream decode engine is expected to run. If the value is exceeded the counter is reset and an interrupt may be enabled in the device.	

1.1.6 Interrupt Control Registers

The Interrupt Control Registers described below all share the same bit definition. The bit definition is as follows:

Table 1-4. Bit Definition for Interrupt Control Registers

Bit	Description	
31:21	Reserved. MBZ: These bits may be assigned to interrupts on future products/steppings.	
20	Context Switch Interrupt: Set when a context switch has just occurred. Per-Process Virtual Address Space bit needs to be set for this interrupt to occur.	
19	Page Fault: This bit is set whenever there is a pending PPGTT (page or directory) fault.	
18	Timeout Counter Expired: Set when the VCS timeout counter has reached the timeout thresh-hold value.	
17	Reserved	
16	MI_FLUSH_DW Notify Interrupt: The Pipe Control packet (Fences) specified in 3D pipeline document may optionally generate an Interrupt. The Store QW associated with a fence is completed ahead of the interrupt.	
15	Video Command Parser Master Error: When this status bit is set, it indicates that the hardware has detected an error. It is set by the device upon an error condition and cleared by a CPU write of a one to the appropriate bit contained in the Error ID register followed by a write of a one to this bit in the IIR. Further information on the source of the error comes from the "Error Status Register" which along with the "Error Mask Register" determine which error conditions will cause the error status bit to be set and the interrupt to occur.	
	Page Table Error: Indicates a page table error.	
	Instruction Parser Error: The Video Instruction Parser encounters an error while parsing an instruction.	
14	Sync Status: This bit is set when the Instruction Parser completes a flush with the sync enable bit active in the INSTPM register. The event will happen after all the MFX engines are flushed. The HW Status DWord write resulting from this event will cause the CPU's view of graphics memory to be coherent as well (flush and invalidate the MFX cache). It is the driver's responsibility to clear this bit before the next sync flush with HWSP write enabled	



Bit	Description	
13	Reserved	
12	Video Command Parser User Interrupt: This status bit is set when an MI_USER_INTERRUPT instruction is executed on the Video Command Parser. Note that instruction execution is not halted and proceeds normally. A mechanism such as an MI_STORE_DATA instruction is required to associate a particular meaning to a user interrupt.	
11:0	Reserved: MBZ	

The following table specifies the settings of interrupt bits stored upon a "Hardware Status Write" due to ISR changes:

Bit	Interrupt Bit	ISR bit Reporting via Hardware Status Write (when unmasked via HWSTAM)
8	Context Switch Interrupt: Set when a context switch has just occurred.	Not supported to be unmasked
7	Page Fault: This bit is set whenever there is a pending PPGTT (page or directory) fault.	Set when event occurs, cleared when event cleared
6	Media Decode Pipeline Counter Exceeded Notify Interrupt: The counter threshold for the execution of the media pipeline is exceeded. Driver needs to attempt hang recovery.	Not supported to be unmasked
5	Reserved	
4	MI_FLUSH_DW packet - Notify Enable	0
3	Master Error	Set when error occurs, cleared when error cleared
2	Sync Status	Set every SyncFlush Event
1	Reserved	
0	User Interrupt	0



		Hardware Statu	is Mask Register				
Register Type:	MMIO_VCS						
Address Offse	t: 12098h						
Project:	All						
Default Value:	FFFF FFFFh	FFFF FFFFh					
Access:	R/W, RO for F	R/W, RO for Reserved Control bits					
Size (in bits):	32	32					
Trusted Type:			terrupt Control Registers. The bits in this register are				
Status Write" (Status Registe Page Address Programming • To writ	PCI write cycle) r to be written to Register) when Notes : te the interrupt to	Any unmasked interru the ISR location (with that Interrupt Status Re	Interrupt Status Register from generating a "Hardware pt bit (HWSTAM bit set to 0) will allow the Interrupt in the memory page specified by the Hardware Status egister bit changes state. sponding IMR bit must also be clear (enabled). ime.				
Bit			Description				
31:0 H	ardware Status I	Aask Register					
P	roject:	All					
D	efault Value:	FFFFFFFh	DefaultVaueDesc				
F F	ormat:	Array of Masks					
		•	er section for hit definitions				
	refer to Table 4-4 in Interrupt Control Register section for bit definitions						

1.1.6.1 HWSTAM — Hardware Status Mask Register



1.1.6.2 IMR—Interrupt Mask Register

		IM	R—Interrupt	Mask Register		
Register T	ype: MMIC	D_VCS				
Address O	ffset: 120A	.8h				
Project:	All					
Default Va	lue: FFFF FFFFh					
Access:	R/W					
Size (in bit	s): 32					
	e. "Masked" t	oits will not be r		d therefore cannot generate	CPO Interrupts.	
by software Bit	e. "Masked" t	oits will not be r		d therefore cannot generate Description	CPU Interrupts.	
	e. "Masked" t			Ū.	CPO Interrupts.	
Bit				Ū.		
Bit	Interrupt	Mask Bits	I	Ū.		
Bit	Interrupt I Project:	Mask Bits	All	Description	trol Register section for bit	
Bit	Interrupt I Project: Default Va Format:	Mask Bits	All FFFF FFFFh Array of interrupt mask bits	Description Refer to Interrupt Cont	trol Register section for bit	
Bit	Interrupt I Project: Default Va Format:	Mask Bits	All FFFF FFFFh Array of interrupt mask bits	Refer to Interrupt Cont definitions hich interrupt bits (from the I	trol Register section for bit	
Bit	Interrupt I Project: Default Va Format: This field o	Mask Bits Ilue: contains a bit m	All FFFF FFFFh Array of interrupt mask bits hask which selects wh Description	Refer to Interrupt Cont definitions hich interrupt bits (from the I	trol Register section for bit SR) are reported in the IIR.	



1.1.6.3 Hardware-Detected Error Bit Definitions (for EIR, EMR, ESR)

This section defines the Hardware-Detected Error bit definitions and ordering that is common to the EIR, EMR and ESR registers. The EMR selects which error conditions (bits) in the ESR are reported in the EIR. Any bit set in the EIR will cause the Master Error bit in the ISR to be set. EIR bits will remain set until the appropriate bit(s) in the EIR is cleared by writing the appropriate EIR bits with '1'(except for the unrecoverable bits described below).

The following table describes the Hardware-Detected Error bits:

Table 1-5. Hardware-Detected Error Bits

Bit	Description
15:1	Reserved: MBZ
0	Instruction Error: This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction.
	Instruction errors include:
	1) Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported).
	2) Defeatured MI Instruction Opcodes:
	1: Instruction Error detected
	Programming Note:
	This error indications can not be cleared except by reset (i.e., it is a fatal error).

1.1.6.3.1 EIR — Error Identity Register

EIR — Error Identity Register						
Register Ty	pe: MMIO_`	VCS				
Address Of	f <mark>set:</mark> 120B0h					
Project:	All					
Default Valu	le: 0000 00)00h				
Access:	R/WC					
Size (in bits): 32					
will cause th	e Master Error	er contains the persistent values of Hardware-Detected Error Condition bits. Any bit set in this register Master Error bit in the ISR to be set. The EIR register is also used by software to clear detected errors ' to the appropriate bit(s) except for the unrecoverable bits described).				
Bit				Desc	ription	
31:16	Reserved	Project:	All	Format:	MBZ	



15:0	Error Iden	tity Bits							
	Project:	All							
	Default Val	ue: Oh							
	Format:	Arr	ay of ndition bits		See Table	e 1 5. Ha	rdware-Dete	ected Err	or Bits
		See Error! Reference reported in the Ma	ence sour	ce not	found.).	The logic	al OR of al	ll (define	
	register is condition, required, s	reported in the Ma software must firs oftware should the	ence sour aster Error t clear the n proceed	bit of the error b to clear	found.). The Interrupt by writing a	The logic Status R '1' to the	al OR of al egister. In appropriate	ll (define order to	ed) bits in thi clear an erro n this field.
	register is condition,	reported in the Ma software must firs	ence sour aster Error t clear the n proceed Descr	bit of the error b	found.). The Interrupt by writing a the Master	The logic Status R '1' to the	al OR of al egister. In appropriate	ll (define order to	ed) bits in thi clear an erro
	register is condition, required, s Value 1h	reported in the Ma software must firs oftware should the Name	ence sour aster Error t clear the n proceed Descr	bit of the error b to clear	found.). The Interrupt by writing a the Master	The logic Status R '1' to the	al OR of al egister. In appropriate	ll (define order to	ed) bits in thi clear an erro n this field. Project



1.1.6.3.2 EMR—Error Mask Register

		E	MR-	-Error Mask Register			
Register Ty	ype: MMIC	D_VCS					
Address O	ffset: 120B4	h					
Project:	All						
Default Val	ue: FFFF	FFFFh					
Access:	R/W	R/W					
Size (in bit	/						
"Unmasked interrupt, ar	" bits will be i nd will persist	reported in the in the EIR unti	EIR, the il cleare	ol which Error Status Register bits are "masked" or "unn us setting the Master Error ISR bit and possibly triggerir d by software. "Masked" bits will not be reported in the ons or CPU interrupts.	ng a CPU		
Bit				Description			
31:16	Reserved	Project:	All	Format: MBZ			
15:0	Error Mask	Bits					
	Project:		All				
	Default Val	ue:	FFFF F	FFFh			
	Format:		Array conditio	of error See Table 1 5. Hardware-Detected Err on mask bits	or Bits		
1	This registe the EIR.	er contains a bi	it mask	that selects which error condition bits (from the ESR) a	are reported in		
	Value	Name		Description	Project		
	0h	Not Masked		Will be reported in the EIR	All		
	1h	Masked		Will not be reported in the EIR	All		

1.1.6.3.3 ESR—Error Status Register

	ESR—Error Status Register					
Register Type	: MMIO_VCS					
Address Offse	et: 120B8h					
Project:	All					
Default Value	0000 0000h					
Access:	RO					
Size (in bits):	32					
"persistent"). 7	er contains the current values of all Hardware-Detected Error condition bits (these are all by definition he EMR register selects which of these error conditions are reported in the persistent EIR (i.e., set bits d by software) and thereby causing a Master Error interrupt condition to be reported in the ISR.					
Bit	Description					
31:16 R	eserved Project: All Format: MBZ					



5:0	Error Stat	us Bits					
	Project:	All					
	Default Va	lue: Oh					
	Format:	Arra	ay of dition bits		See Table 1 5.	Hardware-Detecte	ed Error Bits
	This regist	ter contains the non	-persisten	t values	of all hardware-o	detected error conc	lition bits.
	Value	Name	Descr	iption			Project
	1h	Error Condition Detected	Error	Conditior	n detected		All

1.1.7 Logical Context Support

1.1.7.1 VCS_BB_ADDR—Batch Buffer Head Pointer Register

Address Offset:	012140h-012147h
Default Value:	0000 0000 0000 0000h
Access:	Read-Only
Size:	64 bits

This register contains the current QWord Graphics Memory Address of the last-initiated batch buffer.

Bit	Description
63:32	Reserved: MBZ
31:3	Batch Buffer Head Pointer: This field specifies the QWord-aligned Graphics Memory Address where the last initiated Batch Buffer is currently fetching commands. If no batch buffer is currently active, the Valid bit will be 0 and this field will be meaningless.
2:1	Reserved: MBZ
0	Valid:
	1 = Batch buffer Valid
	0 = Batch buffer Invalid



1.1.7.2 VCS_BB_STATE — Batch Buffer State Register

	VC	S_BB_ST	ATE – Ba	tch B	uffer State Regis	ster
Register 1	Type: MMIO	_VCS				
Address (Offset: 12110	h				
Project:	All					
Default Va		0000h				
Access:	R/W					
Size (in b	•	a attaile staa af t		h (f a m 1 m	itiated from the Ring Buf	for These include the
security in This regis Software s batch buff	ndicator. ter should <i>no</i> t should always er.	t be written by s s set these fields	oftware. Thes s via the MI_B	se fields	should only get written b BUFFER_START comm	by a context restore.
Bit	ter is saved a	nd restored with	i context.	Descri	ption	
	Reserved	Project:	<u></u>			
31:6	Reserved	Flojeci.	All Fo	ormat:	MBZ	
31:6 5		urity Indicator	All FC	ormat:	MBZ	
				ormat:	MBZ	
	Buffer Sec	urity Indicator All	I	ormat:	MBZ	
	Buffer Sec Project:	urity Indicator All ue: Oh			MBZ	
	Buffer Sec Project: Default Val Format: If set, this b	urity Indicator All ue: Oh Mi patch buffer is non nory. It will be a	I I_BufferSecurity n-secure and c	yType annot exe	MBZ ecute privileged commands 7. If clear, this batch buffe	s nor access privileged r is secure and will be
	Buffer Sec Project: Default Val Format: If set, this b (GGTT) men accessed via Note: This	urity Indicator All ue: Oh Mi patch buffer is non mory. It will be a a the GGTT.	I BufferSecurity n-secure and c accessed via th effective secur	yType annot exi e PPGT1 ity level a	ecute privileged commands . If clear, this batch buffe and may not be the same	r is secure and will be
	Buffer Sec Project: Default Val Format: If set, this b (GGTT) men accessed via Note: This	urity Indicator All ue: Oh Mi patch buffer is noi mory. It will be a a the GGTT. field reflects the	I BufferSecurity n-secure and c accessed via th effective secur	yType annot exi e PPGT1 ity level a _START.	ecute privileged commands . If clear, this batch buffe and may not be the same	r is secure and will be
	Buffer Sec Project: Default Valu Format: If set, this the (GGTT) men accessed via Note: This Indicator write	urity Indicator All ue: Oh mory. It will be a the GGTT. field reflects the tten using MI_BA	I I_BufferSecurit n-secure and c accessed via th effective secur TCH_BUFFER	yType annot ex e PPGTT ity level a _START. Desc	ecute privileged commands T. If clear, this batch buffe and may not be the same	r is secure and will be as the Buffer Security
	Buffer Sec Project: Default Vali Format: If set, this b (GGTT) mel accessed via Note: This Indicator wri Value	urity Indicator All ue: Oh Mi patch buffer is non mory. It will be a a the GGTT. field reflects the tten using MI_BA Name	I BufferSecurity n-secure and c accessed via th effective secur TCH_BUFFER	yType annot exe e PPGTT ity level a _START. Desc Locat	ecute privileged commands T. If clear, this batch buffe and may not be the same ription	r is secure and will be as the Buffer Security Project
	Buffer Sec Project: Default Valu Format: If set, this the (GGTT) men accessed via Note: This Indicator write Value Oh	urity Indicator All ue: Oh mory. It will be a the GGTT. field reflects the tten using MI_BA Name MIBUFFER_SE	I BufferSecurity n-secure and c accessed via th effective secur TCH_BUFFER	yType annot exe e PPGTT ity level a _START. Desc Locat	ecute privileged commands T. If clear, this batch buffe and may not be the same ription ted in GGTT memory	r is secure and will be as the Buffer Security Project All



1.1.7.3 VCS_CTXT_SR_CTL — Context Save/Restore Control Register

	CTXT_SR_CTL – Context Save/Restore Control Register					
Register T	/pe: MMIO_VCS					
Address O	_					
Project:	All					
Default Va	ue: 0000 0000h					
Access:	R/W					
Size (in bit	s): 32					
This registe	r is saved and restored with context.					
Bit	Description					
31:1	Reserved Project: Format: MBZ					
0	MFX Context Restore Inhibit Project: Format: U1					
	is is not a true register bit. This bit should be set in the context image of a ring context that is being submitted for the first time. Setting this bit will inhibit the restoring of render context (including extended context if applicable) so that restoring of an uninitialized render context can be prevented. This bit will always be set on a context save (since the render context cannot be uninitialized on context save – it will always contain at least default values.)					

1.1.8 Registers in MFC Pipe [DevSNB+]

These registers count for AVC encoder statistics of the parallel Video Codec Engine (VCE). They are saved and restored with context but should not be changed by software during frame processing. These registers are reset to 0 each time when command MFX_PIPE_MODE_SELECT is issued. These registers may be read at any time; however, to obtain a meaningful result, a pipeline flush just prior to reading the registers is necessary in order to synchronize the counts with the primitive stream. These registers can be read to memory through the MI_STORE_REGISTER_MEM command.

1.1.8.1 MFC_VIN_AVD_ERROR_FLAGS — AVC Bitstream Decoding Front-End Parsing Logic Error Report Register



MFC_VIN_AVD_ERROR_FLAGS		
Bit	Description	
31:0	avd_error_flagsR[31:0]	
	31:6 Reserved	
	5 – AVD Error Rewind flag	
	4 – AVD Error Conceal Flag	
	3 BSD Premature Completion Error Status Flag	
	When a BSD Premature Completion error has occurred and the BSDPrematureComplete Error Handling bit in the inline data of the AVC_BSD_OBJECT command is set, this error status flag is set until being cleared by a subsequent MMIO write to this register.	
	2 MPR Error Status Flag	
	When a MPR error has occurred and the MPR Error Handling bit in the inline data of the AVC_BSD_OBJECT command is set, this error status flag is set until being cleared by a subsequent MMIO write to this register.	
	1 VLD Error Status Flag	
	When a VLD error has occurred and the VLD Error Handling bit in the inline data of the AVC_BSD_OBJECT command is set, this error status flag is set until being cleared by a subsequent MMIO write to this register.	
	0 BSD Error Status Flag	
	When a BSD error has occurred and the BSD Error Handling bit in the inline data of the AVC_BSD_OBJECT command is set, this error status flag is set until being cleared by a subsequent MMIO write to this register.	



1.1.8.2 MFC_VIN_AVD_ERROR_CNTR — AVC Bitstream Decoding Front-End Parsing Logic Error Counter Report Register

	MFC_VIN_AVD_ERROR_CNTR[11:0]
Register Type:	MMIO_VCS
Address Offset:	12404h
Project:	All
Default Value:	0000000h;
Access:	RW
Size (in bits):	32
Trusted Type:	1
	IMIO write operation is to reset this register to a 0 value. The driver may choose to read this between pictures and video sequence and upon video stream switching. This register is set to up.

it	Description
31:0	avd_error_flagsR[31:0] :
	31:12 Reserved
	11:0 BSD Error Count Increment by 1 when any of the recognized errors (BSD, VLD, MPR and PrematureCompletion) has occurred. Do not wrap around when the maximum count has reached. error_cntR[11:0]



1.1.8.3 MFC_BITSTREAM_BYTECOUNT_SLICE — Bitstream Output Byte Count Per Slice Report Register

MFC_BITSTREAM_BYTECOUNT_SLICE			
Register Type:		MMIO_VCS	
Address Offset:		12408h	
Project:		[DevSNB+]	
Default Value:		0000000h; 0000000h;	
Access:		RO	
Size (in bits):		32	
Trusted Ty	pe:	1	
This registe	This register stores the count of bytes of the bitstream output. This register is part of the context save and restore.		
Bit		Description	
31:0	MFC	Bitstream Byte Count	
		number of bytes in the bitstream output from the encoder. This count is updated for every time ternal bitstream counter is incremented.	

1.1.8.4 MFC_BITSTREAM_SE_BITCOUNT_SLICE — Bitstream Output Bit Count for the last Syntax Element Report Register

	MFC_BITSTREAM_SE_BITCOUNT_SLICE		
Register Ty	ype: MMIO_VCS		
Address Of	ffset: 1240Ch		
Project:	All		
Default Value	ue: 0000000h; 0000000h;		
Access:	RO		
Size (in bits	s): 32		
Trusted Typ	pe: 1		
This register stores the count of number of bits in the bitstream for the last syntax element before padding. The bit count is before the byte-aligned alignment padding insertion, but includes the stop-one-bit. This register is part of the context save and restore.			
Bit	Description		
31:0	FC Bitstream Syntax Element Bit Count		

tal number of bits in the bitstream output before padding. This count is updated each time the internal

counter is incremented.



1.1.8.5 MFC_AVC_CABAC_INSERTION_COUNT — Bitstream Output CABAC Insertion Count Report Register

	MFC_AVC_CABAC_INSERTION_COUNT	
Register Ty	ype: MMIO_VCS	
Address O	Dffset: 12410h	
Project:	All	
Default Val	lue: 0000000h; 0000000h;	
Access:	RO	
Size (in bit	ts): 32	
Trusted Ty	ype: 1	
This register stores the count in bytes of CABAC ZERO_WORD insertion. It is primarily provided for statistical data gathering. This register is part of the context save and restore.		
Bit	Description	
31:0	MFC AVC Cabac Insertion Count	
	Total number of bytes in the bitstream output before for the CABAC zero word insertion. This count is updated each time when the insertion count is incremented.	

1.1.8.6 MFC_AVC_MINSIZE_PADDING_COUNT — Bitstream Output Minimal Size Padding Count Report Register

		MFC_AVC_MINSIZE_PADDING_COUNT
Register 1	Гуре:	MMIO_VCS
Address (Offset:	12414h
Project:		All
Default Value:		0000000h; 0000000h;
Access:		RO
Size (in bits):		32
Trusted Type:		1
0		es the count in bytes of minimal size padding insertion. It is primarily provided for statistical This register is part of the context save and restore.
Bit		Description
31:0	MFC	AVC MinSize Padding Count
	Tota coun	I number of bytes in the bitstream output contributing to minimal size padding operation. This t is updated each time when the padding count is incremented.



1.1.8.7 MFC_IMAGE_STATUS_MASK

MFC_IMAGE_STATUS_MASK		
Register Type:		MMIO
Address Offset:		12418H
Project:		DevSNB+
Default Value:		0000000h; 0000000h;
Access:		RO
Size (in bits):		32
Trusted Type:		1
This registe	This register stores the image status(flags). This register is part of the context save and restore.	
Bit		Description
31:0	31:0 Control Mask for dynamic frame repeat	

1.1.8.8 MFC_IMAGE_STATUS_CONTROL

	MFC_IMAGE_STATUS_CONTROL	
Register Type: MMIO		
Address Offset: 1241CH		
Project:	DevSNB+	
Default Va	lue: 0000000h; 0000000h;	
Access:	RO	
Size (in bit	s): 32	
Trusted Ty	pe: 1	
This register stores the suggested data for next frame in multipass. This register is part of the context save and restore.		
Bit	Description	
31:24	Reserved	
23:16	suggested slice QP delta value for frame level Rate control. This value can be +ve or -ve	
15:2	Reserved	
1	Frame Bit count over-run/under-run flag	
0	Max Macroblock conformance flag or Frame Bit count over-run/under-run	



MFC_BITSTREAM_BYTECOUNT_FRAME — Reported Bitstream Output 1.1.8.9 Byte Count per Frame Register

		BITSTREAM_BYTECOUNT_FRAME	
Register Type:		MMIO	
Address Offset:		12420H	
Project:		DevSNB+	
Default Value:		0000000h; 0000000h;	
Access:		RO	
Size (in bits):		32	
Trusted Type:		1	
This registe restore.	er stores	s the count of bytes of the bitstream output per frame. This register is part of the context save and	
Bit		Description	
31:0	MFC	MFC Bitstream Byte Count per Frame	
	heade	number of bytes in the bitstream output per frame from the encoder. This includes er/tail/byte alignment/data bytes/EMU bytes/cabac-zero word insertion/padding insertion. This is updated for every time the internal bitstream counter is incremented and its reset at image	

1.1.8.10 MFC_BITSTREAM_SE_BITCOUNT_FRAME — Reported Bitstream **Output Bit Count for Syntax Elements Only Register**

		, , , , , , , , , , , , , , , , , , , ,	
	MFC_BITSTREAM_SE_BITCOUNT_FRAME		
Register Type:		MMIO	
Address O	ffset:	12424H	
Project:		All	
Default Val	ue:	0000000h; 0000000h;	
Access:		RO	
Size (in bits	s):	32	
Trusted Ty	pe:	1	
This register stores the count of number of bits in the bitstream due to syntax elements only. This excludes byte alignment /tail/EMU/CABAC-0word/padding bits but includes the stop-one-bit. This register is part of th			
save and re	save and restore.		
Bit		Description	
31:0	MFC	Bitstream Syntax Element Only Bit Count	
	only.	number of bits in the bitstream output due to syntax elements only. It includes the data bytes This count is updated for every time the internal bitstream counter is incremented and its reset at a start.	



1.1.8.11 MFC_AVC_CABAC_BIN_COUNT_FRAME — Reported Bitstream Output CABAC Bin Count Register

MFC_AVC_CABAC_BIN_COUNT_FRAME								
Register Ty	/pe:	MMIO						
Address Offset:		12428H						
Project: All								
Default Value:		0000000h; 0000000h;						
Access: RO		RO						
Size (in bits):		32						
Trusted Type: 1		1						
This register stores the count of number of bins per frame. This register is part of the context save and restore.								
Bit	t Description							
31:0	MFC AVC Cabac Bin Count							
	Total number of bins in the bitstream output per frame from the encoder. This count is updated for every time the bin counter is incremented and its reset at image start.							

1.1.9 Registers in Media Engine

1.1.9.1 Introduction

The register detailed in this chapter is used across the GEN family of products and is an extention to previous projects. However, slight changes may be present (i.e., for features added or removed), or some registers may be removed entirely. These changes are clearly marked within this chapter.



1.1.9.1.1 VCS_HWS_PGA — Hardware Status Page Address Register

Register Type:	MMIO
Address Offset:	04180h
Project:	DevSNB+
Default Value:	0000 0000h
Access:	R/W
Size (in bits):	32
Trusted Type:	1

register is translated using the Global GTT in memory. The mapping type of the GTT entry determines the snoop nature of the transaction to memory.

Programming Notes

[DevSNB+] If this register is written, a workload must subsequently be dispatched to the video command streamer.

Bit				Desc	ription				
31:12	2 Address								
	Project:	Γ	DevSNB+						
	Security:	1	None						
	Address: GraphicsAddress[31:12]								
	This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the "Hardware Status Page". The Global GTT is used to map this page from the graphics virtual address to physical address								
	Programming Notes Notes: If the Per-Process Virtual Address Space is set, HW requires that the status page is programmed to allow for the context switch status to be reported								
11:1	Reserved	Project:	DevSNB+	Format:	MBZ				
0	Translation In Progress								
	Project: All								
	Format:	ι	J1			FormatDesc			
	This field indicates that the translation for the hardware status page from the graphics virtual to the physical address is pending. Software can use this indicator to prevent updating the stat when there is a pending cycle for translation.								



1.2 Memory Interface Commands for Video Codec Engine

1.2.1 Introduction

This chapter describes the formats of the "Memory Interface" commands, including brief descriptions of their use. The functions performed by these commands are discussed fully in the *Memory Interface Functions* Device Programming Environment chapter.

This chapter describes MI Commands for the Video Codec Engine.

The commands detailed in this chapter are used across the later products within the GEN family. However, slight changes may be present in some commands (i.e., for features added or removed), or some commands may be removed entirely. Refer to the *Preface* chapter for details.

1.2.2 MI_ARB_CHECK

The instruction format is:

Drojecti	Project: All Length Bias: 1										
Engine:	Vid	~~			Length	Dias:					
the current command s Programm	execution streamer t ning Note:	of the ring bu be pre-emp	uffer. Note ted.	that the vali	id bit in th	ne UHPT	struction can b R register nee				
This instruction can be placed only in a ring buffer, never in a batch buffer.											
			ymanny	buller, neve	er in a bai	ich buffe	ſ.				
DWord	Bit		y in a ning	buller, neve	Descr		r <u>.</u>				
DWord 0		MI Instructi Default Value:		MI_INSTRU	Descr		r. Forma	at:	OpCode		
	Bit	MI Instructi Default	on Type Oh	MI_INSTRU	Descr UCTION				OpCode OpCode		



1.2.3 MI_ARB_ON_OFF

MI_ARB_ON_OFF							
Project:	DevSNB+	Length Bias: 1					
Engine:	Video						

The MI_ARB_ON_OFF instruction is used to disable/enable context switching. This command will also prevent a switch in the case of running out of commands. This will effectively hang the device if allowed to occur while arbitration is off (context switching is disabled.)

This command should always be used as an off-on pair with the sequence of instructions to be protected from context switch between MI_ARB_OFF and MI_ARB_ON.

This is a privileged command only if the MI_ARB_ON_OFF privileged bit is set in the VCS_MI_MODE register; it will not be effective (will be converted to a no-op) if executed from within a non-secure batch buffer. This command can only be issued when **Per-Process Virtual Address Space** is set; if the bit is set it will be converted to NOOP.

DWord	Bit	Description								
0	31:29	Command Default Value:	Type Oh	MI_CC	DMMAND	-	Format:	OpCode		
	28:23	MI Comma Default Value:	i nd Opcode 08h		B_ON_OFF		Format:	OpCode		
	22:1	Reserved	Project:	All	Format:	MBZ				
	0	Arbitration Format: This field e Value Oh 1h		Enable ables co	ntext switches	due to pre	-emption			



1.2.4 MI_BATCH_BUFFER_END

The MI_BATCH_BUFFER_END command format follows:

		MI_BATCH_BUFFER_END							
Project: Engine:	All Vid	Length Bias: 1							
The MI_BAT	CH_BUFF	ER_END command is used to terminate the execution of commands stored in a <i>batch buffer</i> TCH_BUFFER_START command.							
DWord	Bit	Description							
0	31:29	Command Type Format: OpCode Default Value: 0h MI_COMMAND Format: OpCode							
	28:23	MI Command Opcode Default Value: 0Ah MI_BATCH+_BUFFER_END Format: OpCode							
	22:0	Reserved Project: All Format: MBZ							

1.2.5 MI_CONDITIONAL_BATCH_BUFFER_END

MI_CONDITIONAL_BATCH_BUFFER_END									
Project:	Dev	/SNB+		Length Bias: 2					
Engine:	Vid	eo							
	The MI_BATCH_BUFFER_END command is used to conditionally terminate the execution of commands stored in a batch buffer initiated using a MI_BATCH_BUFFER_START command.								
Programmi set to '0')	Programming Note : This command is only valid with a 1 st level batch buffer (bit 22 in MI_BATCH_BUFFER_START is set to '0')								
DWord	Bit		Description						
0	31:29	Command Type							
		Default Value: 0)h	MI_COMMAND	Format:	OpCode			
	28:23	MI Command Op	ocode						
		Default Value: 3	36h	MI_CONDITIONAL_BATCH_BUFFER _END	Format:	OpCode			



		MI_CONDITIONAL_BATCH_BUFFER_END						
	22	Use Global GTT Project: All						
		Default Value: 0h DefaultVaueDesc						
		Format: U1 FormatDesc						
		If set, this command will use the global GTT to translate the Compare Address and this command must be executing from a privileged (secure) batch buffer. If clear, the PPGTT will be used to translate the Compare Address .						
	This bit will be ignored (and treated as if clear) if this command is execute privileged batch buffer. It is allowed for this bit to be clear when executing from a privileged (secure) batch buffer or directly from a ring buffer.							
	21 Compare Semaphore							
		Project: All						
		Default Value: 0h DefaultVaueDesc						
		Format: U1 FormatDesc						
		If set, the value from the Compare Data Dword is compared to the value from the Compare Address in memory. If the value at Compare Address is greater than the Compare Data Dword , execution of current command buffer should continue.						
		If clear, no comparison takes place.						
	20	Reserved						
	19:8	Reserved Project: All Format: MBZ						
	7:0	DWord Length						
		Default Value: 0h Excludes DWord (0,1)						
		Format: =n Total Length - 2						
		Project: All						
1	31:0	Compare Data Dword						
		Data dword to compare memory. The Data dword is supplied by software to control execution of the command buffer. If the compare is enabled and the data at Semaphore Address is greater than this dword, the execution of the command buffer should continue.						
2	31:3	Compare Address						
		Qword address to fetch compare Mask (DW0) and Data Dword(DW1) from memory.						
		HW will do AND operation on Mask(DW0) with Data Dword(DW1) and then compare the result against Semaphore Data Dword						
	2:0	Reserved Project: All Format: MBZ						



1.2.6 MI_BATCH_BUFFER_START

The MI_BATCH_BUFFER_START command format follows:

MI_BATCH_BUFFER_START

Default Value:	00000000h
Engine:	Video

The MI_BATCH_BUFFER_START command is used to initiate the execution of commands stored in a *batch buffer.* For restrictions on the location of batch buffers, see Batch Buffers in the Device Programming Interface chapter of *MI Functions*.

The batch buffer can be specified as secure or non-secure, determining the operations considered valid when initiated from within the buffer and any attached (chained) batch buffers. See Batch Buffer Protection in the Device Programming Interface chapter of *MI Functions*.

DWord	Bit			Description					
0	31:29	Command Default Valu		MI_COMMAND	Format:	OpCode			
	28:23		nd Opcode ue: 31h	MI_BATCH_BUFFER_START	Format:	OpCode			
	22	2 2 nd Level Batch Buffer Project: [DevSNB +]							
		batch hea buffer ch storage. When this Upon MI	ad address, a aining, hardw There is no s bit is set, ha _BATCH_BU	contains 3 storage elements; 1 and 1 for the 2 nd level batch head are simply updates the head po tack in hardware. rdware uses the 2 nd level batch FFER_END, it will automatically	d address. When p binter of the 1 st lev th head address s y return to the 1 st	performing batch el batch address storage element. (traditional) level			
		batch but	ffer address. Name	this allows hardware to mimic a Description	•	ck. Project			
		0h	1 st level batc	h Place the batch buffer add (traditional) level ba storage element		[DevSNB+]			
		1h	2 nd level bato	h Place the batch buffer add level batch address stor		DevSNB+]			
		• A	traditional) lev	2 nd level batch buffer <i>cannot</i> vel batch buffer. buffer chaining is <u>not</u> supported		a non-secure 1 st			
	21:10	Reserved	Project:		ormat:	ЗZ			
	9	Reserved	F	Project: Format:					



		MI_BATCH_BUFFER_START					
	8	Buffer Security Project: All Format: U32 Indicator					
		When this command is executed from within a batch buffer (i.e., is a "chained" batch buffer command), this field is IGNORED and the next buffer in the chain inherits the initial buffer's security characteristics.					
	[DevSNB+] If this bit is set, this batch buffer is non-secure and cannot execute commands nor access privileged (GGTT) memory. It will be accessed via the clear, this batch buffer is secure and will be accessed via the GGTT. MI_STORE_DATA_IMM to non-privileged memory (via the PPGTT) <i>is</i> allowed secure batch buffer.						
	Format = MI_BufferSecurityType 1 = MIBUFFER_NONSECURE 0 = MIBUFFER_SECURE (GGTT space)						
		This field must be '0' unless the Per-Process GTT Enable is '1'					
	7:0	DWord Length (Excludes D-Word 0,1) = 0					
1	31:2	Buffer Start Address Format: Graphics Virtual Address[31:2] FormatDesc Programming Notes • A batch buffer initiated with this command must end either with a MI_BATCH_BUFFER_END command or by chaining to another batch buffer with an MI_BATCH_BUFFER_START command. • The selection of PPGTT vs. GGTT for the batch buffer is determined by the Buffer Security Indicator (bit 8).					
	1:0	Reserved Project: Drmat: 3Z					



1.2.7 MI_FLUSH_DW

Vid JSH_DW n until all used to: y dirty da e the TLB After this suming the		Length Bias: nal "flush" opera pending operat	ions. In addition, access to graphics	, this command
Vid JSH_DW n until all used to: y dirty da the TLB the TLB suming the An MI_NO Bit	command is used to perform an interned any drawing engines have completed any a to memory. cache inside the hardware command is completed with a Store DWc Render Cache flush is not inhibited).	nal "flush" opera pending operat ord enabled, CPU grammed after t	ation. The parser ions. In addition, access to graphics	, this command
n until all used to: y dirty da e the TLB After this suming the An MI_NO Bit	drawing engines have completed any a to memory. cache inside the hardware command is completed with a Store DWc Render Cache flush is not inhibited).	pending operat	ions. In addition, access to graphics	, this command
e the TLB After this suming the An MI_NO Bit	cache inside the hardware command is completed with a Store DWc Render Cache flush is not inhibited).	grammed after t		·
After this suming the An MI_NO Bit	command is completed with a Store DWc Render Cache flush is not inhibited).	grammed after t		·
suming the An MI_N0 Bit	Render Cache flush is not inhibited).	grammed after t		·
Bit	OOP with NOP_ID bit set must be pro		the last MI_FLUS	H_DW before
		Provide the state		
31.29		Description		
01.20	Command Type			
	Default Value: 0h MI_COMMAN	D	Format:	OpCode
28:23	MI Command Opcode			
	Default Value: 26h MI_FLUSH_D	W	Format:	OpCode
22	Protected memory Project: DevS Enable +	NB Format:	U1	
21	Store Data Index Project: DevS	NB+ Format:	U1	
				, the store data
	executed from within a non-secure bat	ch buffer and if th	he Per-Process V	
20:19	Reserved Project: All		Format:	MBZ
18	TLB Invalidate Project: DevS	NB+ Format:	U1	
	If ENABLED, all TLBs will be invalidated the flush TLB invalidation mode is clear setting.	d once the flush c r, a TLB invalidat	operation is comple e will occur irrespe	ective of this bit
	22 21 20:19	22 Protected memory Project: DevS 21 Protected memory Project: DevS 21 Store Data Index 22 Project: DevS This field is valid only if the post-sync address is actually an index into the hard if this bit is set, this command will interact executed from within a non-secure bate space bit is set. Else the Global HW state 20:19 Reserved Project: All 18 TLB Invalidate Project: DevS If ENABLED, all TLBs will be invalidated the flush TLB invalidation mode is clear setting.	Default Value: 26h MI_FLUSH_DW 22 Protected memory Project: DevSNB Format: Enable + After completion of the flush, the hardware will limit all Memory. Only command streamer initiated cacheable memory. 21 Store Data Index Project: DevSNB+ Format: This field is valid only if the post-sync operation is not address is actually an index into the hardware status page If this bit is set, this command will index into the per- executed from within a non-secure batch buffer and if t Space bit is set. Else the Global HW status page is used. 20:19 Reserved Project: All 18 TLB Invalidate Project: DevSNB+ Format: If ENABLED, all TLBs will be invalidated once the flush of the flush TLB invalidation mode is clear, a TLB invalidat setting.	Default Value: 26h MI_FLUSH_DW Format: 22 Protected memory Project: DevSNB Format: U1 24 Enable + After completion of the flush, the hardware will limit all access to the Pro Memory. Only command streamer initiated cacheable writes are allowed memory. U1 21 Store Data Index Project: DevSNB+ Format: U1 This field is valid only if the post-sync operation is not 0. If this bit is set, address is actually an index into the hardware status page. If this bit is set, this command will index into the per-process hardware executed from within a non-secure batch buffer and if the Per-Process V Space bit is set. Else the Global HW status page is used. 20:19 Reserved Project: All Format: 18 TLB Invalidate Project: DevSNB+ Format: U1 18 TLB



17	Synchronize GFDT surface	Project: DevSNB+ Fo	ormat: U1	
		d of the current flush the last le arked with the special GFDT fla		
16	Reserved Project	xt: All	Format	: MBZ
15:14	Post-Sync Operation	on		
	Project:	DevSNB+		
	BitFieldDesc			
	Value Name	Description		Project
	Oh	No write occurs as a resul This can be used to i operation, etc.		DevSNB+
	1h	Write the QWord containin Low, High DWs to the Destir		DevSNB+
	2h	Reserved		DevSNB+
	3h	Write the 32-bit TIMESTA Destination Address with g Upper 32-bits are tied to '0'		DevSNB+
	Programming Not	A S		
	If executed in non	-secure batch buffer, the add re ring or batch, address given		
13:9	Reserved Project	st: All	Format	: MBZ
8	Notify Enable	Project: DevSNB+ Fo	ormat: U1	
	Control registers) on	c Completion Interrupt will be goed the sync operation is compegisters for details.		
7	Video Pipeline Cache invalidate	Project: DevSNB+	Format: U1	
1	Enable the invalidation	on of the video cache at the er	nd of this flush	



			MI_FL	USH_DW
	5:0	DWord Length Default Value:	2h	Excludes DWord (0,1) = 2 for DWord, 3 for QWord
		Format: Project:	=n All	Total Length - 2
1	31:3		U32 Bits 31:3 of	Address[31:3] the Address where the DWord or QWord will be stored. e QWord aligned, irrespective of data size.
	2	Destination Address Project: Defines address spanned Value Name 0h PPGTT 1h GGTT Programming Note Ignored if "No writed"	scriptionProjecte PPGTT address space for DW writeAlle GGTT address space for DW writeAll	
	1:0	Reserved Project	ct: All	Format: MBZ
23	31:0	DW if QW is desired	02^32-1 he DWord val d. Only valid v id hitting a kn	Address[31:0] ue to be written to the targeted location. DW2 is the lower when 15:14 in header is set to 1h own hardware bug, drivers cannot send a QW write when



1.2.8 MI_LOAD_REGISTER_IMM

The MI_LOAD_REGISTER_IMM command format is:

		MI_LC	DAD_REG	ISTER_IMM	Λ	
Project: Engine:	All Vid	eo		Length Bias:	2	
The MI_LO	egister Offs	TER_IMM command req et (i.e., offset into Memo				
[DevSNB] register. If th	The behavi his commar	or of this command is condinated is disallowed then the	ontrolled by Dwo command strea	ord 3, Bit 8 (Disabl am converts it to a	e Register Access NOOP.) of the RINGBUF
(Security Ir	ndicator) of	cuted from a batch buffer the BATCH_BUFFER_ mmand to a NOOP.	r then the behav START Comma	vior of this commar nd. If the batch bu	nd is controlled by D ffer is non-secure th	word 0, Bit 8 en the command
The followir	ng addresse	es should NOT be used f	or LRIs			
		- 0x88FF				
2	2. >= 0x	20000				
		ne Display Engine 0x400 done by issuing an SRM				w only one pending
DWord	Bit			Description		
0	31:29	Command Type				
		Default 0h Value:	MI_COMMA	AND	Format:	OpCode
	28:23	MI Command Opcod	le			
		Default 22h Value:	MI_LOAD_I	REGISTER_IMM	Format:	OpCode
	22:12	Reserved Project	: All	Format: MBZ		
	11:8	Byte Write Disables				
		Project:	All			
		Format:	Enable[4] (bit	8 corresponds to	Data DWord [7:0]).	
		Range:	Must specify	a valid register writ	te operation.	
		[11:8] is '1111', then the	e register write	will not occur.		
		[11:8] is '0000', then the	•	•		
		Any other value, the b undefined.	ehavior will be	specifically specific	ed by the register of	the behavior is
	7:0	DWord Length				
		Default Value:	0h	Excludes D	Word (0,1)	
		Format:	=n		Total Lei	ngth - 2
		Project:	All			



MI_LOAD_REGISTER_IMM								
1	31:0	Reserved Project: All Format: MBZ						
	22:2	Register OffsetProject:AllFormat:U30This field specifies bits [22:2] of the offset into the Memory Mapped Register Range (i.e., this field specifies a DWord offset).Mapped						
	1:0	Reserved Project: All Format: MBZ						
2	31:0	Data DWord Project: All Format: U32 FormatDesc This field specifies the DWord value to be written to the targeted location.						

1.2.9 MI_NOOP

The MI_NOOP command format is:

			MI_NO	OP				
Project: Engine:	All Vid	eo		Length Bias: 1				
command st function this	ream (e.g., command nmand stre	nd basically performs a in order to pad out a ba can perform – a 22-bit am tagging ("breadcrun interrupt).	atch buffer to a Q ¹ value can be load	Nord boundary). He ed into the MI NOPI	owever, there is o D register. This p	one minor (optional) provides a general-		
DWord	Bit	Description						
0	31:29	Command Type Default Value: 0h	MI_COMMAN	ID	Format:	OpCode		
	28:23	MI Command Opcod Default Value: 00h	le MI_NOOP		Format:	OpCode		
	22:0	Identification Numbe						
		Format:	Enable	FormatDesc	: 1 = Write the register. 0 = Do not v NOP_ID reg	write the		
		Identification Number Register Write Enable: This field enables the value Identification Number field to be written into the MI NOPID register. If disabled, that r is unmodified – making this command an effective "no operation" function.						



-

MI_NOOP					
21:0	Identification Number	Project:	All	Format:	U22
This field contains a 22-bit number which can be written to the MI NOPID register.				en to the MI NOPID register.	

1.2.10 MI_REPORT_HEAD

The format of the MI_REPORT_HEAD command is:

		MI_REPORT_HEAD			
Project:	All	Length Bias: 1			
Engine:	Vid	20			
cacheable (When the F programme Programm	 The MI_REPORT_HEAD command causes the Head Pointer value of the ring buffer to be written to a cacheable (snooped) system memory location. When the Per-Process Virtual Address Space bit is reset, the location written is relative to the address programmed in the Hardware Status Page Address Register. Programming Notes: This command must not be executed from a Batch Buffer (Refer to the description of the HWS_PGA) 				
reg DWord	ister). Bit	Description			
0	31:29	Command Type			
		Default Value: 0h MI_COMMAND Format: OpCode			
	28:23	MI Command Opcode			
		Default Value: 07h MI_REPORT_HEAD Format: OpCode			
	22:0	Reserved Project: All Format: MBZ			



1.2.11 MI_SEMAPHORE_MBOX

MI_SEMAPHORE_MBOX				
Project:	DevSNB+	Length Bias:	2	
Engine:	Video			
				

This command is provided as alternative to MI_SEMAPHORE to provide mailbox-type semaphores where there is no update of the semaphore by the checking process (the consumer). Single-bit compare-and-update semantics are also provided. In either case, atomic access of semaphores need not be guaranteed by hardware as with the previous command. This command should eventually supersede the previous command.

Synchronization between contexts (especially between contexts running on 2 different engines) is provided by the MI_SEMAPHORE_MBOX command. Note that contexts attempting to synchronize in this fashion must be able to access a common memory location. This means the contexts must share the same virtual address space (have the same page directory), must have a common physical page mapped into both of their respective address spaces or the semaphore commands must be executing from a secure batch buffer or directly from a ring with the **Use Global GTT** bit set such that they are "privileged" and will use the (always shared) global GTT.

MI_SEMAPHORE with the **Update Semaphore** bit <u>set</u> (and the **Compare Semaphore** bit <u>clear</u>) implements the *Signal* command, while the *Wait* command is indicated by **Compare Semaphore** being <u>set</u>. Note that *Wait* can cause a context switch. *Signal* increments unconditionally.

DWord	Bit	Description
0	31:29	Command Type Default 0h MI_COMMAND Format: OpCode Value: 0 Value: Value:
	28:23	MI Command Opcode Default 16h MI_SEMAPHORE_MBOX Format: OpCode Value:
	22	Use Global GTTProject:AllFormat:U32If set, this command will use the global GTT to translate the Semaphore Address and this command must be executing from a privileged (secure) batch buffer.If clear, the PPGTT will be used to translate the Semaphore Address.This bit will be ignored (and treated as if clear) if this command is executed from a non- privileged batch buffer.It is allowed for this bit to be clear when executing this command from a privileged (secure) batch buffer or directly from a ring buffer.
	21	Update SemaphoreProject:AllFormat:U32If set, the value from the Semaphore Data Dword is written to memory. If Compare Semaphore is also set, the semaphore is not updated if the semaphore comparison fails.If clear, the data at Semaphore Address is not changed.
	20	Compare Semaphore Project All Format: U32 If set, the value from the Semaphore Data Dword is compared to the value from the Semaphore Address in memory. If the value at Semaphore Address is greater than the Semaphore Data Dword, execution is continued from the current command buffer. If clear, no comparison takes place. Update Semaphore must be set in this case.



		MI_SEMAPHORE_MBOX		
	19	Reserved Project: All Format: MBZ		
	18	Compare Register Project: DevSNB Format: Compare Type		
	If set, data in MMIO register will be used for compare. If clear, data in memory will be used for compare.			
	17:16	Register Select Project: DevSNB Format Register Select + :		
		If compare register is set in bit[18], this filed indicate which register will be used. 0: BCS register (VBSYNC) 1: [Reserved] 2: CS regiser (VRSYNC)		
		3: Reserved		
	15:8	Reserved Project: All Format: MBZ		
	7:0	DWord Length Default Value: 0h Format: =n Total Length - 2		
1	31:0	Semaphore Data Dword Project All Format: U32 Data dword to compare/update memory. The Data dword is supplied by software to control execution of the command buffer. If the compare is enabled and the data at Semaphore Address is greater than this dword, the execution of the command buffer continues.		
2	31:2	PointerBitFieldName/MMIO Register Address		
		Project: All		
		Address: GraphicsVirtualAddress[31:2]		
		Surface Type: Semaphore		
		if Compare Register bit[18] is cleared, this field if the Graphics Memory Address of the 32 bit value for the semaphore.		
		If Compare Register bit[18] is set, this field is the MMIO address of the register for the semaphore.		
	1:0	Reserved Project: All Format: MBZ		



1.2.12 MI_STORE_REGISTER_MEM

	MI_S ⁻	ORE_REGISTER_MEM
Project:	DevSNB+	Length Bias: 2
Engine:	Video	
register loca	DRE_REGISTER_MEM com tion in the device and store of	nand requests a register read from a specified memory mapped f that DWord to memory. The register address is specified along

with the command to perform the read.

Programming Notes:

- The command temporarily halts command execution.
- The memory address for the write is snooped on the host bus.
- This command will cause undefined data to be written to memory if given register addresses for the PGTBL_CTL_0 or FENCE registers

The following addresses should NOT be used for SRMs

- 1. 0x8800 0x88FF
- 2. >= 0x40000

The only exception is an SRM cycle to 0x40000-0xBFFFF when used as part of the LRI read-after-write requirement.

DWord	Bit				Description		
0	31:29	Comman Default Value:	d Type Oh	MI_C	COMMAND	Format:	OpCode
	28:23	MI Comm	and Opcode	9			
		Default Value:	24h	MI_S	STORE_REGISTER_MEM	Format:	OpCode
	22	Use Glob	al GTT				
		Project:		All			
		This bit m	<i>ust</i> be '1' if th	ne Per F	Process GTT Enable bit is clear		
		Value	Name		Description		Project
		0h	Per Proces Graphics A	-			All
		1h	Global Grap Address	ohics	This command will use the gl translate the Address and thi must be executing from a priv (secure) batch buffer.	s command	All
		[DevSNB]			ed and treated as if clear whe e") batch buffer	en executing	from a PPGTT
	21:8	Reserved	Project:	All	Format: MBZ		
	7:0	DWord Le	ngth				
		Default Va	lue:	1h	Excludes DWord (0),1)	
		Format:		=n		Total Leng	gth - 2



		MI_STORE_REGISTER_MEM
1	31:23	Reserved Project: DevSNB Format: MBZ +
	22:2	Register Address
		Project: All
		Address: MMIO Address[22:2]
		Surface Type: MMIO Register
		This field specifies Bits 22:2 of the Register offset the DWord will be read from. As the register address must be DWord-aligned, Bits 1:0 of that address MBZ.
		Programming Notes Project
		Storing a VGA register is not permitted and will store an UNDEFINED value. All
		The values of PGTBL_CTL0 or any of the FENCE registers cannot be stored All to memory; UNDEFINED values will be written to memory if the addresses of these registers are specified.
	1:0	Reserved Project: All Format: MBZ
2	31:2	Memory Address
		Project: DevSNB+
		Address: GraphicsAddress[31:2]
		Surface Type: MMIO Register
		This field specifies the address of the memory location where the register value specified in the DWord above will be written. The address specifies the DWord location of the data.
		Range = GraphicsVirtualAddress[31:2] for a DWord register
	1:0	Reserved Project: All Format: MBZ



1.2.13 MI_STORE_DATA_IMM

The MI_STORE_DATA_IMM command format is:

MI_STORE_DATA_IMM			
Project:	All	Length Bias:	2
Engine:	Video		
		command requests a write of the OWard or	DWord constant supplied in the

The MI_STORE_DATA_IMM command requests a write of the QWord or DWord constant supplied in the packet to the specified Memory Address. As the write targets a System Memory Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).

Programming Notes:

This command should not be used within a "non-secure" batch buffer to access global virtual space. Doing so will cause the command parser to perform the write with byte enables turned off. This command can be used within ring buffers and/or "secure" batch buffers.

[DevSNB] **Use Global GTT** will be ignored and treated as if clear when executing from a PPGTT (i.e. runlist mode "non-secure") batch buffer

This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll un-cached memory or device registers).

This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete "eventually", there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.

DWord	Bit	Description
0	31:29	Command Type Default 0h MI_COMMAND Format: OpCode Value: Value:
	28:23	MI Command Opcode Default 20h MI_STORE_DATA_IMM Format: OpCode Value:
must be executing from a privileged (secure) batch buffer. If clear It is allowed for this bit to be clear when executing this command batch buffer. This bit <i>must</i> be '1' if the Per Process GTT Enable		If set, this command will use the global GTT to translate the Address and this command must be executing from a privileged (secure) batch buffer. If clear, the PPGTT will be used. It is allowed for this bit to be clear when executing this command from a privileged (secure) batch buffer. This bit <i>must</i> be '1' if the Per Process GTT Enable bit is clear. Programming Note: [DevSNB] This bit will be ignored and treated as if clear when
	21:8	Reserved Project: All Format: MBZ
	7:0	DWord Length Default Value: Excludes DWord (0,1) = 3 for QWord, 2 for DWord Format: Total Length - 2



		MI_STORE_DATA_I	MM
1	31:0	Reserved Project: All	Format: MBZ
2	31:2	Address Format: Bits[31:2] of a Graphics N This field specifies Bits 31:2 of the Address whe address must be DWord-aligned, Bits 1:0 of tha aligned for a store "QW" command.	ere the DWord will be stored. As the store
	1:0	Reserved Project: All	Format: MBZ
3	31:0	Data DWord 0Format:U32This field specifies the DWord value to be writtenFor a QWord write this DWord is the lower DWo	Ŭ
4	31:0	Data DWord 1 Format: U32 This field specifies the upper DWord value to b (DW 1).	FormatDesc be written to the targeted QWord location



1.2.14 MI_STORE_DATA_INDEX

The MI_STORE_DATA_INDEX command format is:

		MI_STORE_DATA_INDEX			
Project: Engine:	All Vid	eo			
specified of write target	he MI_STORE_DATA_INDEX command requests a write of the data constant supplied in the packet to the pecified offset from the System Address defined by the Hardware Status Page Address Register. As the rite targets a System Address, the write operation is coherent with the CPU cache (i.e., the processor ache is snooped).				
Programm	ing Notes	S:			
		ommand with an invalid or uninitialized value in the Hardware Status Page Address NDEFINED.			
		nd can be used for general software synchronization through variables in cacheable where software does not need to poll uncached memory or device registers).			
Alt	hough the	nd simply initiates the write operation with command execution proceeding normally. write operation is guaranteed to complete "eventually", there is no mechanism to command execution with the completion (or even initiation) of these operations.			
DWord	Bit	Description			
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode			
	28:23	MI Command Opcode Default Value: 21h MI_STORE_DATA_INDEX Format: OpCode			
	22	Reserved Project: All Format: MBZ			
	21	Use Per-Process Project: All Format: Hardware Status Page If this bit is set, this command will index into the per-process hardware status page at offset 20K from the LRCA. If clear, the Global Hardware Status Page will be indexed. All other devices: Reserved: MBZ. Programming Notes: [DevSNB] This will be ignored and treated as if set when executing from a PPGTT			
	20:8	batch buffer Reserved Project: All Format: MBZ			
	7:0	DWord Length			
		Default Value:OhExcludes DWord (0,1) = 2 for QWordFormat:=nTotal Length - 2Project:All			



1	31:12	Reserved P	roject:	Format: MBZ
	11:2	Offset		
		Project:	All	
		Format:	U10	FormatDesc; zero based DWord offset into the HW status page
		Address:	GraphicsAddress[31:0	0]
		Surface Type:	U32	
		Range	[16, 1023].	
				ware status page) to which the data will be
		data storage – t		ons via this command is UNDEFINED.
	1:0	data storage – t	argeting these reserved location	
2	1:0	data storage – t For a QWord w	argeting these reserved location rite, the offset is valid down to	ons via this command is UNDEFINED. bit 3 only.
2		data storage – t For a QWord w Reserved	argeting these reserved location rite, the offset is valid down to	ons via this command is UNDEFINED. bit 3 only.
2		data storage – t For a QWord w Reserved Data DWord 0 Format:	argeting these reserved location rite, the offset is valid down to Project:	ons via this command is UNDEFINED. bit 3 only. Format: MBZ FormatDesc
2		data storage – t For a QWord w Reserved Data DWord 0 Format: This field speci	argeting these reserved location rite, the offset is valid down to Project:	ons via this command is UNDEFINED. bit 3 only. Format: MBZ FormatDesc
	31:0	data storage – t For a QWord w Reserved Data DWord 0 Format: This field speci (DW 1).	argeting these reserved location rite, the offset is valid down to Project:	ons via this command is UNDEFINED. bit 3 only. Format: MBZ



1.2.15 MI_SUSPEND_FLUSH

			MI_	SUSPI	END_FLU	JSH		
Project: Engine:	All Length Bias: 1 Video							
Blocks MN	IIO sync fl	ush or any f	lushes rela	ated to VT	I-d while ena	abled.		
DWord	Bit				Descr	iption		
0	31:29	Command	І Туре					
		Default Value:	0h	MI_CC	MMAND		Format:	OpCode
	28:23	MI Comma	and Opcod	de				
		Default Value:	0Bh	MI_SU	SPEND_FLU	SH	Format:	OpCode
	22:1	Reserved	Project	All	Format:	MBZ		
	0	Suspend Flush						
		Project:		All				
		Default Va	lue:	0h	De	efaultVauel	Desc	
		Format:		Enable			Format	Desc
			field suspends flush due to sync flush or implicit flush ge ble and IOTLB invalidation.					ing VTD enable,
		Value	Name	De	escription			Project
		0h	Disable					All
		1h	Enable					All

1.2.16 MI_USER_INTERRUPT

			MI_U	SER_INTERRUPT						
Project:	All			Length Bias:	1					
Engine:	Vid									
		RRUPT comi		ed to generate a User Inter and.	rupt condition. The	parser will				
DWord	Bit	Description								
0	31:29	Command [•]	Гуре							
		Default Value:	0h	MI_COMMAND	Format:	OpCode				
				MI Command Opcode						
	28:23	MI Commar	nd Opcode							
	28:23	MI Commar Default Value:	n d Opcode 02h	MI_USER_INTERRUPT	Format:	OpCode				



1.2.17 MI_UPDATE_GTT

1.2.17.1 MI_UPDATE_GTT [DevSNB]

MI_UPDATE_GTT							
Project:	DevSNB		Length Bias:	2			
Engine:	Video						
	The MI_UPDATE_GTT command is used to update GTT page table entries in a coherent manner and at a predictable place in the command flow.						
An MI_FLUSH should be placed before this command, since work associated with preceding commands that are still in the pipeline may be referencing GTT entries that will be changed by its execution. The flush will also invalidate TLBs and read caches that may become invalid as a result of the changed GTT entries. MI_FLUSH is not required if it can be guaranteed that the pipeline is free of any work that relies on changing GTT entries (such as MI_UPDATE_GTT contained in a paging DMA buffer that is doing only update/mapping activities and no rendering).							
This is a privileged command. This command will be converted to a no-op and an error flagged if it is executed from within a non-secure batch buffer.							
	es cannot be done via			nt from the render CS definition. ve to use storeDW for PPGTT			

Note that MI_UPDATE_GTT is mainly for the pages that are strictly used by PG. If driver chooses to update the CPU used pages thru MI_UPDATE_GTT, it needs to write to MMIO address x101008 (any value) to ensure system agent TLBs are invalidated before the new pages can be used.

DWord	Bit	Description						
0	31:29	Comman Default Va		MI_COMMAND	Format:	OpCode		
	28:23	MI Comm Default Va	nand Opcode alue: 23h	MI_UPDATE_GTT	Format:	OpCode		
	22		All : Must be 1h. U	odating Per Process Graphics Address is				
		Value Oh	Name Per Process Graphics Address	Description Illegal, not supported.	All	ject		
		1h	Global Graphics Address	This command will use the global G to translate the Address and the command must be executing from privileged (secure) batch buffer.	this			



	MI_UPDATE_GTT								
	21:6	Reserved Project: All Format: MBZ							
	5:0	DWord Length							
		Default Value: 1h Excludes DWord (0,1)							
		Format: =n Total Length - 2, max 61							
1n+1	63:44	Entry Address							
		Project: All							
		Address: GraphicsAddress[31:12]							
		This field simply holds the DW offset of the first table entry to be modified. Note that one or more of the upper bits may need to be 0, i.e., for a 2G aperture, bit 31 MBZ.							
	43:32	Reserved Project: All Format: MBZ							
	31:0	Entry Data							
		Project: All							
		Format: Page Table Entry							
		This Dword becomes the new page table entry. See PPGTT/Global GTT Table Entries (PTEs) in Memory Interface Registers.							

1.2.18 MI_WAIT_FOR_EVENT

MI_WAIT_FOR_EVENT								
Project:	All			Length Bias:	1			
Engine:	Vide	90						
occurs or w <i>Functions</i> . The effect o	The MI_WAIT_FOR_EVENT command is used to pause command stream processing until a specific event occurs or while a specific condition exists. See Wait Events/Conditions, Device Programming Interface in <i>MI</i> <i>Functions</i> . Only one event/condition can be specified specifying multiple events is UNDEFINED. The effect of the wait operation depends on the source of the command. If executed from a batch buffer, the							
buffer, furth continue. N	parser will halt (and suspend command arbitration) until the event/condition occurs. If executed from a ring buffer, further processing of that ring will be suspended, although command arbitration (from other rings) will continue. Note that if a specified condition does not exist (the condition code is inactive) at the time the parser executes this command, the parser proceeds, treating this command as a no-operation.							
If execution of this command from a primary ring buffer causes a wait to occur, the active ring buffer will <i>effectively</i> give up the remainder of its time slice (required in order to enable arbitration from other primary ring buffers).								
DWord	Bit			Description				
0	31:29	Command Type						
		Default Value: 0h	MI_COMMANI	C	Format:	OpCode		



28:23	MI Comma	and Opcode		
	Default Va	lue: 03h	MI_WAIT_FOR_EVENT Forma	at: OpCode
22:20	Reserved	Project:	All Format: MBZ	
19:16	Condition	Code Wait Se	lect	
	Project:	Al	I	
	These ena	ble select one	for the duration that the corresponding condi of 15 condition codes in the EXCC register, the code in the EXCC is cleared.	
	Value	Name	Description	Project
	0h	Not enabled	Condition Code Wait Not Enabled	All
		Enable	Condition Code select enabled; selects	All
	1h-5h	LIIADIE	one of 5 codes, $0 - 4$	
	1h-5h 6h-15h	Reserved		All
	6h-15h			All
	6h-15h Program Note that an unimp	Reserved ming Notes not all conditio lemented cond		n is UNDEFINED i iption of the EXCO



Revision History

Revision Number	Description	Revision Date
1.0	First 2011 OpenSource edition	May 2011

§§