

# Open Graphics Programming Manual 

## Chrome9 HD <br> Graphics Processor

VX900 Series
System Processor
Part II: 3D / Video

Preliminary Revision 1.0
January 19, 2011

VIA TECHNOLOGIES, INC.

## Copyright Notice:

Copyright © 2011 VIA Technologies Incorporated.


EY HD
Creative Commons License: Free to copy and distribute. Not allow to modify. Retain the identity of authorship.

## Trademark Notices:


is a registered trademark of VIA Technologies, Incorporated.
VX900 Series may only be used to identify products of VIA Technologies.
Windows Vista ${ }^{\text {TM }}$, XP $^{\text {™ }}$, VMR $^{\text {™ }}$ and Plug and Play ${ }^{\text {T }}$ are registered trademarks of Microsoft Corp.
All trademarks are the properties of their respective owners.

## Disclaimer Notice:

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies, Inc. VIA Technologies makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. VIA Technologies assumes no responsibility for any errors in this document. Furthermore, VIA Technologies assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

## Offices:

VIA Technologies Incorporated
Taiwan Office:
1F, 531, Zhongzheng Rd.,
Xindian Dist., New Taipei City 231
Taiwan ROC
Tel: 886-2-2218-5452
FAX: 886-2-2218-5453
Home page: http://www.via.com.tw

VIA Technologies Incorporated
USA Office:
940 Mission Court
Fremont, CA 94539
USA
Tel: 510-683-3300
FAX: 510-683-3301 or 510-687-4654
Home Page: http://www.viatech.com

## Revision History

| Document Release | Date | Revision | Initials |
| :---: | :---: | :--- | :---: |
| 1.0 | $1 / 19 / 11$ | Initial public release | EY |

## Table of Contents

REVISION HISTORY ..... I
TABLE OF CONTENTS ..... II
LIST OF TABLES ..... IV
INTRODUCTION ..... 1
About This Programming Guide ..... 1
VIDEO REGISTERS ..... 3
Video Register Summary ..... 3
Video Display Engine Register Descriptions (200-12F0h) ..... 10
DVD / Video Control Register (3260-326Ch) ..... 35
Video Capture Engine Register Descriptions (300-37Ch) ..... 36
HQV Engine Register Descriptions (380-3FFH) ..... 44
HQV REGISTERS ..... 55
HQV REGISTER SUMMARY ..... 55
HQV Engine Register Descriptions ..... 57
HQV Engine Control (370-3FFh) ..... 57
COMMAND REGULATOR (CR) REGISTERS ..... 69
Settings of 3D/CR REGISTERS ..... 70
HParatype 00h: Primitive Vertex data or Vertex Index ..... 73
HParatype 10H: COMMANDS FOR COMMAND REGULATOR ..... 74
Sub-Address (Bits [31:24]): 00-74h ..... 74
HParatype 11H: Commands for Command Regulator ..... 81
Sub-Address (Bits [31:24]): 00-6Bh. ..... 81
3D REGISTERS ..... 88
HParatype 00h: Primitive Vertex data or Vertex Index ..... 89
HParatype 01H: Attribute Other Than Texture. ..... 90
Sub-Address (Bits [31:24]): 00-AAh ..... 90
HParatype 02H: Attribute of Texture Stage $\mathbf{N}$ (HParaSubType: 00-0Fh) ..... 121
Sub-Address (Bits [31:24]): 00-51h ..... 121
HParatype 02H: Attribute of Texture Sample Stage $\mathbf{N}$ (HParaSubType: 20-2Fh) ..... 129
Sub-Address (Bits [31:24]): 00-51h ..... 129
HParatype 02h: Attribute of Texture Stage $\mathbf{N}$ (HParaSubType: FEh) ..... 133
Sub-Address (Bits [31:24]): 00-13h ..... 133
HParatype 03h: Palette (HParaSubType: 00-22h) ..... 144
HParatype 04h: Vertex and Primitive Setting ..... 154
Sub-Address (Bits [31:24]): 00-AAh ..... 154
HParaType $=04 \mathrm{~h}$, Sub-Address $=40-52 \mathrm{~h}$ : Clipping Window to Screen Window Transformation Setting ..... 171
HPARATYPE 08H: CDC AND PPC SETTINGS ..... 174
Sub-Address (Bits [31:24]): 00-03h ..... 174

HPARATYPE 10H: COMMANDS FOR COMMAND REGULATOR.................................................................................................. 176
HParatype 11H: Commands for Frame Buffer Swapping and CR’s Miscellaneous Setting ............................... 176

## LIST OF TABLES

TABLE 1. VIDEO DISPLAY ENGINE REGISTERS ................................................................................................................... 3
TABLE 2. VIDEO CAPTURE ENGINE AND HIGH QUALITY VIDEO REGISTERS........................................................... 6
TABLE 3. GRAPHICS HARDWARE COLOR CURSOR OPERATION................................................................................. 29
TABLE 4. HIGH QUALITY VIDEO REGISTERS ...................................................................................................................... 55

## INTRODUCTION

This document contains detailed graphics registers descriptions and other general information for the Chrome9 HD graphics engine. The graphics registers for the Chrome9 HD main features and its underlying subsystems are described explicitly in the following chapters.

## About This Programming Guide

A brief description of each chapter is given below:

## Part I:

## Introduction.

An overview of the Chrome9 HD design features is given in this chapter, along with block diagram and product model.

## Register Overview

Register specifications for register addressing and I/O space division are shown in this chapter.

## AGP Graphics Control Register Descriptions

This chapter provides detailed AGP graphics control register descriptions. Those registers locate in PCI configuration space Device 0 Function 1.

## VGA I/O Register Descriptions

This chapter provides detailed VGA-related register descriptions. The various video modes supported by the Chrome9 HD controller are also included in the configuration section.

## 2D Engine Register Descriptions

This chapter provides detailed 2D Engine register summary and descriptions.

## DMA Register Descriptions

This chapter provides detailed DMA register summary and descriptions.

## CBU Rotation Register Descriptions

This chapter provides detailed CBU rotation register summary and descriptions.

## LVDS and DVI Register Descriptions

This chapter provides detailed LVDS and DVI register descriptions.

Display Port Register Descriptions
This chapter provides detailed Display Port register descriptions.

## Part II:

## Video Register Descriptions

This chapter provides both detailed video display engine register and video capture engine register summary and descriptions.

## HQV Register Descriptions

This chapter provides detailed HQV register summary and descriptions.

## Command Regulator (CR) Register Descriptions

This chapter provides detailed CR register descriptions.

## 3D Engine Register Descriptions

This chapter provides detailed 3D Engine register descriptions.

Technologies, Inc. we connect

## Video Registers

This chapter provides detailed video register summary table. Register descriptions on video play back, blending, engine capture and high quality video registers are followed in the sequent sections.

## Video Register Summary

This graphics engine has an integrated video playback and blending engine. The video playback engine can simultaneously support up to three live video windows, and each video window can be independently scaled. Two blending engines support the graphics-to-video blending, followed by video-to-video blending effect. The blending factor is from constant, alpha stream or is combined with graphics data. Table 1 summarizes the video playback and blending engine registers. Detail register description follows.

Table 1. Video Display Engine Registers

| Offset (Hex) | Register Name | Attribute |
| :---: | :---: | :---: |
| Video Related Engines Register Space 1 (0x00000200 ~ 0x000003FF) |  |  |
| 203-200 | Interrupt Flags \& Masks Control | RW |
| 207-204 | Address Flip Status | RO |
| 20B-208 | Alpha Window / HI (For Second Display) Horizontal and Vertical Location Start | RW |
| 20F-20C | Alpha Window Horizontal and Vertical End \& HI (For Second Display) Center Offset | RW |
| 213-210 | Alpha Window Control | RW |
| 217-214 | CRT Starting Address | RW |
| 21B-218 | The Second Display Starting Address | RW |
| 21F-21C | Alpha Stream Frame Buffer Stride | RW |
| 223-220 | Primary Display Color Key | RW |
| 227-224 | Alpha Window \& HI (For Second Display) Frame Buffer Starting Address | RW |
| 23B-228 | Chroma Key Lower Bound | RW |
| 22F-22C | Chroma Key Upper Bound | RW |
| 233-230 | Video Stream 1 Control | RW |
| 237-234 | Video Window 1 Fetch Count | RW |
| 23B-238 | Video Window 1 Frame Buffer Y Starting Address 1 | RW |
| 23F-23C | Video Window 1 Frame Buffer Stride | RW |
| 243-240 | Video Window 1 Horizontal and Vertical Start Location | RW |
| 247-244 | Video Window 1 Horizontal and Vertical Ending Location | RW |
| 24B-248 | Video Window 1 Frame Buffer Y Starting Address 2 | RW |
| 24F-24C | Video Window 1 Display Zoom Control | RW |
| 253-250 | Video Window 1 Minify and Interpolation Control | RW |
| 257-254 | Video Window 1 Frame Buffer Y Starting Address 0 | RW |
| 25B-258 | Video 1 FIFO Depth and Threshold Control | RW |
| 25F-25C | Video Window 1 Horizontal and Vertical Starting Location Offset | RW |
| 263-260 | HI Control For Second Display | RW |
| 267-264 | The Second Display Color Key | RW |
| 26B-268 | V3 and Alpha Window FIFO Pre-threshold Control | RW |
| 26F-26C | Video Window 1 Display Count On Screen Control | RW |
| 273-270 | HI Transparent Color For Second Display | RW |
| 277-274 | HI Inverse Color For Second Display | RW |
| 27B-278 | V3 and Alpha Window FIFO Depth and Threshold Control | RW |
| 27F-27C | V3 Display Count On Screen Control | RW |
| 283-280 | Primary Display Second Color Key | RW |
| 287-284 | V1 Color Space Conversion \& Enhancement Control 1 | RW |

Technologies, Inc. we connect

VX900 Series Chrome9 HD Open Graphics Programming Manual

| 28B-288 | V1 Color Space Conversion \& Enhancement Control 2 | RW |
| :---: | :---: | :---: |
| 28F-28C | P Signature Adder Result 1 | RW |
| 293-290 | Alpha Window/Color Cursor Ending Position (For Primary Display) | RW |
| 297-294 | 3D AGP Pause Address MMIO Port | WO |
| 29B-298 | Compose Output Modes Select | RW |
| 29F-29C | V3 Frame Buffer Starting Address 2 | RW |
| 2A3-2A0 | V3 Control | RW |
| 2A7-2A4 | V3 Frame Buffer Starting Address 0 | RW |
| 2AB-2A8 | V3 Frame Buffer Starting Address 1 | RW |
| 2AF-2AC | V3 Frame Buffer Stride | RW |
| 2B3-2B0 | V3 Horizontal and Vertical Start | RW |
| 2B7-2B4 | V3 Horizontal and Vertical End | RW |
| 2BB-2B8 | V3 and Alpha Window Fetch Count | RW |
| 2BF-2BC | V3 Display Zoom Control | RW |
| 2C3-2C0 | V3 Minify \& Interpolation Control | RW |
| 2C7-2C4 | V3 Color Space Conversion \& Enhancement Control 1 | RW |
| 2CB-2C8 | V3 Color Space Conversion \& Enhancement Control 2 | RW |
| 2CF-2CC | T Signature Adder Result 1 | RW |
| 2D3-2D0 | Graphics Hardware Cursor Mode Control | RW |
| 2D7-2D4 | Graphics Hardware Cursor Position | RW |
| 2DB-2D8 | Graphics Hardware Cursor Origin | RW |
| 2DF-2DC | Graphics Hardware Cursor Background Color | RW |
| 2E3-2E0 | Graphics Hardware Cursor Foreground Color | RW |
| 2E7-2E4 | T Signature Data Result 1 | RW |
| 2EB-2E8 | HI for Primary Display FIFO Control Signal | RW |
| 2EF-2EC | HI for Primary Display Transparent color | RW |
| 2F3-2F0 | HI for Primary Display Control Signal | RW |
| 2F7-2F4 | HI for Primary Display Frame Buffer Starting Address | RW |
| 2FB-2F8 | HI for Primary Display Horizontal and Vertical Start | RW |
| 2FF-2FC | HI for Primary Display Center Offset | RW |
| Video Related Engines Register Space 2 (0x00001200 ~ 0x000013FF) |  |  |
| 1203-1200 | Video 1Gamma R Correction Control | RW |
| 1207-1204 | Video 1Gamma G Correction Control | RW |
| 120B-1208 | Video 1Gamma B Correction Control | RW |
| 120F-120C | HI for Primary Display Inverse Color | RW |
| 1213-1210 | PCIe Shadow Register 1 | RW |
| 1217-1214 | PCIe Shadow Register 2 | RW |
| 121B-1218 | PCIe Shadow Register 3 | RW |
| 121F-121C | PCIe Shadow Register 4 | RW |
| 1223-1220 | Video 3 Gamma R Correction Control | RW |
| 1227-1224 | Video 3 Gamma G Correction Control | RW |
| 122B-1228 | Video 3 Gamma B Correction Control | RW |
| 122F-122C | Video 3 Position Offset | RW |
| 127C-1230 | Reserved | RO |
| 1283-1280 | Interrupt Flags and Masks Control | RW |
| 1287-1284 | Logic Signature Setting | RW |
| 128B-1288 | P Logic Signature Address Result 0 | RW |
| 128F-128C | T Logic Signature Address Result 0 | RW |
| 1293-1290 | IGA1 Display Position Counter 0 | RO |
| 1297-1294 | IGA1 Display Position Counter 1 | RO |
| 129B-1298 | IGA1 Display Position Counter 2 | RW |
| 129F-129C | T Logic Signature Data Result 0 | RW |

VX900 Series Chrome9 HD Open Graphics Programming Manual

| 12A3-12A0 | IGA2 Display Position Counter 0 | RO |
| :---: | :--- | :---: |
| 12A7-12A4 | IGA2 Display Position Counter 1 | RO |
| 12AB-12A8 | IGA2 Display Position Counter 2 | RW |
| 12B3-12B0 | Primary Display Data Color Space Conversion and Enhancement <br> Control 1 | RW |
| 12B7-12B4 | Primary Display Data Color Space Conversion and Enhancement <br> Control 2 | RW |
| 12BB-12B8 | Primary Display Data Color Space Conversion and Enhancement <br> Control 3 | RW |
| 12BF-12BC | Primary Display Data Color Space Conversion and Enhancement <br> Control 4 | RW |
| 12F0-12C0 | Reserved | RO |
| Extended Video Engines Register Space 2 (0x00003200 ~ 0x000033FF) |  |  |
| 3260 | DVD / Video ID Control |  |
| 326C | DVD / Video Wait Control Register |  |

Note: 1) Port Address: MB1 + Offset Address
MB1 is declared in the register with offset address 18h~1Fh in the PCI configuration space.
2) There is additional register space to match the above register definition. When write a register to this space, it will be sent to "command regulator" first and then pass to video display engine. However, register read will be same as the original action. The relationship between the additional register space and original register space is:
$($ The additional register address $)=($ The original register address $)+16$ 'h2000 .

Table 2. Video Capture Engine and High Quality Video Registers

| Offset (Hex) | Register Name | Attribute |
| :---: | :--- | :---: |
| Video Capture Engine Register | RW |  |
| $303-300$ | Capture Interrupt Control and Flags | RO |
| $307-304$ | Reserved | RW |
| $30 B-308$ | Transport Stream Control | RO |
| $30 F-30 C$ | Reserved | RW |
| $313-310$ | Capture Interface Control | RW |
| $317-314$ | Active Video Horizontal Range (CCIR601 only) | RW |
| $31 B-318$ | Active Video Vertical Range (CCIR601 only) | RW |
| $31 F-31 C$ | Active Video Scaling Control | RW |
| $323-320$ | VBI Data Horizontal Range | RW |
| $327-324$ | VBI Data Vertical Range | RW |
| $32 B-328$ | First VBI Buffer Starting Address | RW |
| $32 F-32 C$ | VBI Buffer Stride | RW |
| $333-330$ | Ancillary Data Count Setting | RW |
| $337-334$ | Maximum Data Count of Active Video | RW |
| $33 B-338$ | Maximum Data Count of VBI or ANC | RO |
| $33 F-33 C$ | Capture Data Count | RW |
| $343-340$ | First Active Video Frame Buffer Starting Address | RW |
| $347-344$ | Second Active Video Frame Buffer Starting Address | RW |
| $34 B-348$ | Third Active Video Frame Buffer Starting Address | RW |
| $34 F-34 C$ | Second VBI Buffer Starting Address | RW |
| $353-350$ | Stride of Active Video Buffer and Coring Function Control | RO |
| $357-354$ | TS Buffer 0 Error Packet Indicator | RO |
| $35 B-358$ | TS Buffer 1 Error Packet Indicator | RO |
| $35 F-35 C$ | TS Buffer 2 Error Packet Indicator | RO |
| $360-37 C$ | Reserved |  |

VX900 Series Chrome9 HD Open Graphics Programming Manual

| Offset (Hex) | Register Name |  |
| :---: | :--- | :---: |
| HQV (High Quality Video) Engine Registers | RW |  |
| 383-380 | HQV Source Data Offset Control 1 | RW |
| 387-384 | HQV Source Data Offset Control 2 | RW |
| 38B-388 | HQV Source Data Offset Control 3 | RW |
| 38F-38C | HQV Source Data Offset Control 4 | RW |
| 393-390 | HQV Parameters of Hardware Tuning Performance/Quality | RW |
| 397-394 | HQV Extended Control | RW |
| 39B-398 | HQV Static Record Frame Buffer Starting Address | RW |
| 39F-39C | HQV Static Record Frame Buffer Stride | RW |
| 3A3-3A0 | HQV Color Adjustment Control 1 | RW |
| 3A7-3A4 | HQV Color Adjustment Control 2 | RW |
| 3AB-3A8 | HQV Color Adjustment Control 3 | RW |
| 3AF-3AC | HQV Color Adjustment Control 4 | RW |
| 3B3-3B0 | HQV Horizontal Scale Control | RW |
| 3B7-3B4 | HQV Vertical Scale Control | RW |
| 3BB-3B8 | HQV Default Video Color | RW |
| 3BF-3BC | HQV De-blocking Factor | RW |
| 3C3-3C0 | HQV Sub-picture Frame Buffer Stride and Control | RW |
| 3C7-3C4 | HQV Sub-picture Frame Buffer Starting Address | RW |
| 3CB-3C8 | HQV Sub-picture 4 x 16 RAM Table Write Control | RW |
| 3D3-3D0 | HQV Stream Control and Status | RW |
| 3D7-3D4 | HQV SW Source Data -Luma or Packed Starting Address | RW |
| 3DB-3D8 | HQV SW Source Data - Chroma Starting Address | RW |
| 3DF-3DC | HQV Linear/Tile Address Mode, Color Space Conversion, Gamma <br> and De-blocking Control |  |
| 3E3-3E0 | HQV Source Data Line Count and Fetch Count Per Line | RW |
| 3E7-3E4 | HQV Motion Adaptive De-interlace Control \& Threshold | RW |
| 3EF-3EC | HQV Destination Frame Buffer Starting Address 0 | RW |
| 3F3-3F0 | HQV Destination Frame Buffer Starting Address 1 | RW |
| 3F7-3F4 | HQV Destination Frame Buffer Stride | RW |
| 3FB-3F8 | HQV Source Frame Buffer Stride | RW |
| 3FF-3FC | HQV Destination Data Starting Address 2 | RW |
|  |  |  |
|  |  |  |


| Offset (Hex) | Register Name | Attribute |
| :---: | :--- | :---: |
| Second Capture Engine Registers (Refer to Rx300-37C register descriptions for detail.) |  |  |
| $1303-1300$ | Capture Interrupt Control and Flags | RW |
| $1307-1304$ | Reserved | RO |
| 130B-1308 | Transport Stream Control | RW |
| 130F-130C | Reserved | RO |
| $1313-1310$ | Capture Interface Control | RW |
| $1317-1314$ | Active Video Horizontal Range (CCIR601 only) | RW |
| 131B-1318 | Active Video Vertical Range (CCIR601 only) | RW |
| 131F-131C | Active Video Scaling Control | RW |
| 1323-1320 | VBI Data Horizontal Range | RW |
| 1327-1324 | VBI Data Vertical Range | RW |
| $132 B-1328$ | First VBI Buffer Starting Address | RW |
| $132 F-132 C$ | VBI Buffer Stride | RW |
| $1333-1330$ | Ancillary Data Count Setting | RW |
| $1337-1334$ | Maximum Data Count of Active Video | RW |
| $133 B-1338$ | Maximum Data Count of VBI or ANC | RO |
| $133 F-133 C$ | Capture Data Count | RW |
| $1343-1340$ | First Active Video Frame Buffer Starting Address | RW |
| $1347-1344$ | Second Active Video Frame Buffer Starting Address | RW |
| $134 B-1348$ | Third Active Video Frame Buffer Starting Address | RW |
| $134 F-134 C$ | Second VBI Buffer Starting Address | RW |
| $1353-1350$ | Stride of Active Video Buffer and Coring Function Control | RO |
| $1357-1354$ | TS Buffer0 Error Packet Indicator | RO |
| $135 B-1358$ | TS Buffer1 Error Packet Indicator | RO |
| $135 F-135 C$ | TS Buffer2 Error Packet Indicator | RO |
| $1360-137 C$ | Reserved |  |


| Offset (Hex) | Register Name | Attribute |
| :---: | :--- | :---: |
| Second HQV Engine Registers (Refer to Rx380-3FF register descriptions for detail.) |  |  |
| 1380-13B8 | Reserved | RO |
| 13BF-13BC | De-blocking Factor | RW |
| 13C3-13C0 | Subpicture Frame Buffer Stride and Control | RW |
| 13C7-13C4 | Subpicture Frame Buffer Starting Address | RW |
| 13CB-13C8 | Subpicture 4 X 16 RAM Table Write Control | RW |
| 13CF-13CC | HQV Source Data Offset Control | RW |
| 13D3-13D0 | HQV Stream Control and Status | RW |
| 13D7-13D4 | HQV SW Source Data -Luma or Packed Starting Address | RW |
| 13DB-13D8 | HQV SW Source Data - Chroma Starting Address | RW |
| 13DF-13DC | HQV Linear/Tile Address Mode and Color Space Conversion First <br> Control | RW |
| 13E3-13E0 | HQV Source Data Line Count and Fetch Count Per Line | RW |
| 13E7-13E4 | HQV Motion Adaptive De-interlace Control and Threshold | RW |
| 13EB-13E8 | HQV Scale Control | RW |
| 13EF-13EC | HQV Destination Data Starting Address 0 | RW |
| 13F3-13F0 | HQV Destination Data Starting Address 1 | RW |
| 13F7-13F4 | HQV Destination Frame Buffer Stride | RW |
| 13FB-13F8 | HQV Source Frame Buffer Stride | RW |
| 13FF-13FC | HQV Destination Data Starting Address 2 | RW |

Note:1) Port Address: MB1 + Offset Address
MB1 is declared in the register with offset address 18h~1Fh in the PCI configuration space.
2) There is additional register space to match the above register definition. When write a register to this space, it will be sent to "command regulator" first and then pass to video display engine. However, register read will be same as the original action. The relationship between the additional register space and original register space is
(The additional register address) $=($ The original register address $)+16 ’$ h2000

## Video Display Engine Register Descriptions (200-12F0h)

Offset Address: 203-200h
Interrupt Flags and Masks Control
Default Value: 0000 0000h

| Bit | Attribut | Default |  |
| :---: | :---: | :---: | :--- | :--- |
| 31 | RW | 0 | Interrupt Enable <br> 0: Disable |
| 30 | RW | 0 | LVDS Sense Interrupt Enable <br> 0: Disable |
| 29 | RW | 0 | Capture 0 VBI Capture End Interrupt Enable <br> 0: Disable |
| 28 | RW | 0 | Capture 0 Active Video Data Capture End Enable <br> 0: Disable |
| 27 | RW1C | 0 | LVDS Sense Interrupt Status Enable |$\quad$| 1: Enable |
| :--- |

Offset Address: 207-204h
Address Flip Status
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 31:12 | RO | 0 | Reserved |
| 11 | RO | 0 | Video Window 1 SW Flip Status (R) Write B0+254'h port to clear this bit. |
| 10 | RO | 0 | Video Window 3 SW Flip Status (R) Write B0+2A4'h port to clear this bit. |
| 9:6 | RO | 0 | Reserved |
| 5 | RW1C | 0 | CR Interrupt Status |
| 4 | RO | 0 | Alpha Window Starting Address Update Status <br> 0 : Updated <br> 1: Not yet updated <br> It will be set as writes Rx224, and be clear as starting address is updated. |
| 3 | RO | 0 | Video Window 3 Starting Address Update Status <br> 0 : Updated <br> 1: Not yet updated <br> It will be set as writes Rx2A4, and be clear as starting address is updated. |
| 2 | RO | 0 | IGA2 Vertical Blanking Status |
| 1 | RO | 0 | Graphics Starting Address Update Status <br> 0 : Updated <br> 1: Not yet updated <br> It will be set as writes Rx214, and be clear as starting address is updated. |
| 0 | RO | 0 | Video Window 1 Starting Address Update Status <br> 0 : Updated <br> 1: Not yet updated <br> It will be set as writes Rx254, and be clear as starting address is updated. |

Offset Address: 20B-208h
Alpha Window / Hardware Icon (HI) Horizontal and Vertical Location Start
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Reserved |
| $26: 16$ | WO | 0 | Alpha Window / Hardware Icon Horizontal (X) Starting Location <br> Depend on Hardware Icon Enable (Rx260[0]): <br> When Rx260[0]=0: Alpha window horizontal (X) starting location <br> When Rx260[0]=1: Hardware icon horizontal (X) starting location <br> Unit: Pixel |
| $15: 11$ | RO | 0 | Reserved |
| $10: 0$ | WO | 0 | When Write: <br> Alpha Window / Hardware Icon Vertical (Y) Starting Location <br> Depend on Hardware Icon Enable (Rx260[0]) <br> When Rx260[0]=0: Alpha window vertical (Y) starting location <br> When Rx260[0]=1: Hardware icon vertical (Y) starting location <br> Unit: Line |
| When Read: <br> Graphic Display Vertical Line Number <br> Unit: Line |  |  |  |

Offset Address: 20F-20Ch
Alpha Window Horizontal and Vertical Location End / Hardware Icon (HI) Center Offset Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RW | 0 | Reserved |
| $26: 16$ | RW | 0 | Alpha Window / Hardware Icon Horizontal (X) Ending Location <br> Depend on Hardware Icon Enable (Rx260[0]) <br> When Rx260[0]=0: Bits[26:16] = Alpha window Horizontal (X) ending location <br> When Rx260[0]=1: Bits[22:16] = Hardware icon Horizontal (X) center offset <br> Unit: Line |
| $15: 11$ | RO | 0 | Reserved |
| $10: 0$ | RW | 0 | Alpha Window / Hardware Icon Vertical (Y) Ending Location <br> Depend on Hardware Icon Enable (Rx260[0]) |
| When Rx260[0]=0: Bits[10:0] = Alpha window vertical (Y) ending location <br> When Rx260[0]=1: Bits[6:0] = Hardware icon vertical (Y) enter offset <br> Unit: Line |  |  |  |

## Offset Address: 213-210h

Alpha Window Control
Default Value: 0000 FF00h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 21$ | RO | 0 | Reserved |
| $20: 16$ | RW | 0 | Alpha Stream Request Expire Number <br> Unit: 4 Requests |
| $15: 8$ | RW | FFh | Constant Alpha Factor Setting For Graphics Blending |
| $7: 2$ | RO | 0 | Reserved |
| $1: 0$ | RW | 00 b | Graphics Blending Alpha Select (Alpha*VID+(1-Alpha)*GRA) <br> 00: Blending using constant alpha factor [15:8] <br> 01: Alpha is from alpha stream <br> 10: Alpha is from graphics stream <br> 11: Reserved |

Offset Address: 217-214h
CRT Starting Address Shadow
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RW | 0 | IGA1 Down Scaling Flip <br> Address equivalent to 3X5.EC[1] |
| 30 | RW | 0 | IGA1 Down Scaling Line Flip Enable |
| 29 | RO | 0 | Reserved |
| $28: 0$ | RW | 0 | Primary Display Starting Address or <br> IGA1 Down Scaling Source Starting Address (Valid when 3X5.EC[0] = 1) <br> Address equivalent to: <br> 3X5.48 [4:0] <br> 3X5.34 [7:0] <br> 3X5.0C [7:0] <br> 3X5.0D [7:0] |

Note: In monochrome mode, the "X" in the above table stands for "B". In color mode, the "X" in the above table stands for "D".

Offset Address: 21B-218h
The Second Display Starting Address
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 29$ | RO | 0 | Display Address Selection <br> 00: S.L <br> Others are not supported |
| $28: 3$ | RW | 0 | The Second Display Starting Address or <br> IGA2 Down Scaling Source Starting Address (Valid when 3X5.E8[4] = 1) <br> Unit: 8 bytes |
| 2 | RO | 0 | Reserved |
| 1 | RW | 0 | IGA2 Down Scaling Line Flip Enable |
| 0 | RW | 0 | IGA2 Down Scaling Flip <br> Address equivalent to 3X5.E8[5]. |

Note: This register should be the same with 3X5.5E, 5D and 5C registers.

## Offset Address: 21F-21Ch

Alpha Stream Frame Buffer Stride
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 13$ | RO | 0 | Reserved |
| $12: 4$ | RW | 0 | Alpha Stream Frame Buffer Stride <br> Unit: 16 bytes |
| $3: 0$ | RO | 0 | Reserved |

Offset Address: 223-220h
Primary Display Color Key
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RW | 0 | CRT Color Key <br> For RGB10 color mode [29]. |
| 30 | RW | 0 | CRT Color Key Enable <br> 0: Disable <br> 1: Enable |
| 29 | RW | 0 | CRT Color Key Inverse Control <br> 0: Display video if color key match <br> 1: Display video if not color key match |
| $28: 0$ | RW | 0 | CRT Color Key <br> Bits [28:0]: For RGB10 color mode [28:0] <br> Bits [23:0]: For 32-bit true color mode <br> Bits [15:0]: For 565 Hi color mode <br> Bits [14:0]: For 555 Hi color mode <br> Bits [7:0]: For 256 color mode |

Offset Address: 227-224h
Alpha Window / Hardware Icon Frame Buffer Starting Address
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| 31 | RO | 0 | Reserved |
| $30: 29$ | RW | 00 b | $\begin{array}{l}\text { Target of Frame Buffer Starting Address } \\ \text { 00: S.L } \\ \text { 01: S.F } \\ \text { 10: Reserved } \\ \text { 11: L.L }\end{array}$ |
| $28: 4$ | RW | 0 | $\begin{array}{l}\text { Alpha Window / Hardware Icon Frame Buffer Starting Address } \\ \text { Depend on Hardware Icon Enable (Rx260[0]) }\end{array}$ |
| When Rx260[0]=0: Frame buffer starting address for alpha window |  |  |  |
| When Rx260[0]=1: Frame buffer starting address for hardware icon |  |  |  |
| Unit: 16 bytes |  |  |  |$]$| Reserved |
| :--- |

Offset Address: 22B-228h
Chroma Key Lower Bound
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RW | 0 | Description |
| 30 | RW | 0 | Chroma Key Lower for Y/G Bit [1] <br> 0: Disable Key Enable <br> 1: Enable |
| 29 | RW | 0 | Chroma Key Inverse Control <br> 0: Display video if chroma key not match <br> 1: Display video if chroma key match |
| $28: 0$ | RW | 0 | Chroma Key Lower <br> \{[23:16], [31], [28]\}: Y/G <br> $\{[15: 8],[27: 26]\}:$ U/R <br> $\{[7: 0],[25: 24]\}:$ V/B |

Offset Address: 22F-22Ch
Chroma Key Upper Bound
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RO | 0 | Reserved |
| 30 | RW | 0 | Chroma Key Select <br>  <br>  |
|  |  | : Select Video 3 |  |
| $0:$ Select Video 1 |  |  |  |
| $29: 0$ | RO | 0 | Chroma Key Upper |
|  |  |  | $\{[23: 16],[29: 28]\}$ Y/G |
|  |  | $\{[15: 8],[27: 26]\}:$ U/R |  |
|  |  | $\{[7: 0],[25: 24]\}:$ V/B |  |

Offset Address: 233-230h
Video Stream 1 Control
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 31 | RW | 0 | V1 Display to CRT or the Second Display 0: CRT |
| 30 | RW | 0 | V1 Window Pre-fetch Enable |
| 29 | RW | 0 | V1 Window Gamma Function Enable |
| 28 | RW | 0 | V1 Window De-Gamma Function Enable |
| 27 | RW | 0 | V1 Window Adder Tile Mode Enable |
| 26:25 | RW | 00b | V1 Flip Control <br> 00: SW Flip <br> 01: HW Flip and triggle by the HQV engine. <br> 10: HW Flip and triggle by the Capture Port 0 . <br> 11: HW Flip and triggle by the Capture Port 1. |
| 24 | RW | 0 | V1 Frame to Field Enable <br> 0: Disable <br> 1: Enable <br> If enabled, the stride will 2 times of original values. <br> This bit is valid at <br> 1. Software flip. <br> 2. HQV flip. <br> 3. Capture frame mode flip. <br> 4. MC frame mode flip. |
| 23 | RO | 0 | Reserved |
| 22 | RW | 0 | V1 De-interlace Mode <br> If enabled hardware will add one line to the top of odd (bottom) field. <br> 0: Disable <br> 1: Enable |
| 21 | RW | 0 | V1 Line Flip Only in Non Video Active Period Enable 0: Disable <br> 1: Enable |
| 20:16 | RW | 0 | V1 Request Expire Number (Unit: 4 requests) |
| 15:10 | RO | 0 | Reserved |
| 9 | RW | 0 | Divided V1 Flip for HQV Engine VSYNC Number to Half Enable 0: Disable <br> 1: Enable |
| 8 | RW | 0 | V1 Color Space Conversion Disable 0 : Enable |
| 7 | RW | 0 | V1 Color Space Conversion Chroma Sign Bits Conversion |
| 6:5 | RO | 0 | Reserved |
| 4:2 | RW | 000b | V1 Stream Data Format <br> 000: YUV422 <br> 001: RGB32 <br> 010: RGB15 <br> 011: RGB16 <br> 100: YUV411 <br> 101: RGB10 <br> Other : reserved |
| 1 | RW | 0 | V1 Scaling Enable on IGA1 <br> 0: Disable V1 scaling on IGA1 <br> 1: Enable V1 scaling on IGA1 |
| 0 | RW | 0 | V1 Enable  <br> 0: Disable 1: Enable |

Offset Address: 237-234h
Video Window 1 Fetch Count
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 30$ | RO | 0 | Reserved |
| $29: 20$ | RW | 0 | V1 Per Line Fetch Count <br> It is equal, no-sizing line fetch count / minify times (Unit: 16 bytes) |
| $19: 0$ | RO | 0 | Reserved |

Offset Address: 23B-238h
Video Window 1 Fetch Buffer Y Starting Address 1
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| 31 | RW | 0 | V1 Length Internal Guard Bit <br> 0: Old design <br> 1: New design |
| $30: 26$ | RO | 0 | Reserved |
| $30: 29$ | RW | 00 b | Target of The Second Frame Buffer Starting Address <br> 00: S.L. <br> 01: S.F <br> 10: Reserved <br> 11: L.L. |
| $28: 3$ | RW | 0 | V1 Packed Mode <br> The second frame buffer starting address. |
| $2: 0$ | RO | 0 | Reserved |

Offset Address: 23F-23Ch
Video Window 1 Frame Buffer Stride
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 14$ | RO | 0 | Reserved |
| $13: 4$ | RW | 0 | V1 Packed Mode <br> Frame buffer stride (Unit: 16 bytes) |
| $3: 0$ | RO | 0 | Reserved |

Offset Address: 243-240h
Video Window 1 Horizontal and Vertical Starting Location
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | Video Window 1 Horizontal (X) Starting Location (-1). (Unit: pixel) |
| 1511 | RO | 0 | Reserved |
| 10:0 | RW | 0 | Video Window 1 Vertical (Y) Starting Location (-1). (Unit: Line) |

Offset Address: 247-244h
Video Window 1 Horizontal and Vertical Ending Location
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | Video Window 1 Horizontal (X) Ending Location (-1). (Unit: pixel) |
| $15: 11$ | RO | 0 | Reserved |
| $10: 0$ | RW | 0 | Video Window 1 Vertical (Y) Ending Location (-1). (Unit: Line) |

Offset Address: 24B-248h
Video Window 1 Frame Buffer Y Starting Address 2
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RO | 0 | Reserved |
| $30: 29$ | RW | 00 b | Target of The Third Frame Buffer Starting Address <br> 00: S.L. <br> 01: S.F <br> 10: Reserved <br> 11: L.L. |
| $28: 3$ | RW | 0 | V1 Packed Mode <br> The third frame buffer starting address. (Unit: 16 bytes) |
| $2: 0$ | RO | 0 | Reserved |

Offset Address: 24F-24Ch
Video Window 1 Display Zoom Control
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RW | 0 | Video Window 1 Horizontal (X) Zoom Enable <br> 0: Disable <br> 1: Enable |
| $30: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | Video Window 1 Horizontal (X) Zoom Factor |
| 15 | RW | 0 | Video Window 1 Vertical (Y) Zoom Enable <br> 0: Disable <br> 1: Enable |
| $14: 10$ | RO | 0 | Reserved |
| $9: 0$ | RW | 0 | Video Window 1 Vertical (Y) Zoom Factor |

Offset Address: 253-250h
Video Window 1 Minify \& Interpolation Control
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 31:27 | RO | 0 | Reserved |
| 26:24 | RW | 000b | V1 Horizontal (X) Minify Control 000: No minify; <br> 001: Minify by a factor of 2 <br> 010: Reserved <br> 011: Minify by a factor of 4 <br> 101: Minify by a factor of 8 <br> 111: Minify by a factor of 16 <br> Other cases: reserved |
| 23:19 | RO | 0 | Reserved |
| 18:16 | RW | 000b | V1 Vertical (Y) Minify Control 000: No minify <br> 001: Minify by a factor of 2 <br> 010: Reserved <br> 011: Minify by a factor of 4 <br> 101: Minify by a factor of 8 <br> 111: Minify by a factor of 16 <br> Other cases: reserved |
| 15:3 | RO | 0 | Reserved |
| 2 | RW | 0 | V1 Luma-only Interpolation When the Vertical Interpolation Is Enabled <br> 0 : Only luma values interpolated. <br> 1: All YUV/YcbCr values interpolated. |
| 1 | RW | 0 | V1 Horizontal (X) Interpolation Mode Select <br> 0 : Pixel is replicated <br> 1: Enable interpolation |
| 0 | RW | 0 | V1 Vertical (Y) Interpolation Mode Select <br> 0 : Pixel is replicated <br> 1: Enable interpolation |

Offset Address: 257-254h
Video Window 1 Frame Buffer Y Starting Address 0
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| 31 | RO | 0 | V1 Play Odd / Even Field Control <br> This bit is valid when SW Playback and Field Base Picture are selected. <br> 0: Play even field <br> 1: Play odd field |
| $30: 29$ | RO | 00 b | Target of The First Frame Buffer Starting Address <br> 00: S.L. <br> 01: S.F <br> 10: Reserved <br> 11: L.L. |
| $28: 2$ | RO | 0 | V1 Packed Mode <br> The first frame buffer starting address. (Unit : 4 bytes) |
| $1: 0$ | RO | 0 | Reserved |

Note: In packed mode, we could use Rx254[3:2] to get
1.No minify: 4 bytes alignment. Rx254[3:2] are valid
2. (Minify $=2$ ): 8 bytes alignment. Rx254[3] is valid, and Rx254[2] is omitted.
3. (Minify > 2): 16 bytes alignment. a Rx254[3:2] are omitted.

Offset Address: 25B-258h
Video 1 FIFO Depth and Threshold Control
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 24$ | RW | 0 | V1 FIFO Pre-threshold <br> Let V1 to issue request early. Normally, this value is more or equal than V1 FIFO threshold (Rx258[15:8]). (Unit : level) |
| $23: 26$ | RO | 0 | Reserved |
| $15: 8$ | RW | 0 | V1 FIFO Threshold <br> Let V1 request priority from low to high. (Unit: level) |
| $7: 0$ | RW | 0 | V1 FIFO Depth (- 1) <br> (Unit: level) |

Note: One level is equal to 16 bytes.

Offset Address: 25F-25Ch
Video Window 1 Horizontal and Vertical Starting Location Offset
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | Video Window 1 Horizontal (X) Starting Location Offset (Unit: 16 bytes) |
| $15: 11$ | RO | 0 | Reserved |
| $10: 0$ | RW | 0 | Video Window 1 Vertical (Y) Starting Location Offset (Unit: Line) |

Offset Address: 263-260h
Hardware Icon (HI) Control (Only for Second Display)
Default Value: 000F 00F0h

| Bit | Attribut | Default | Description |
| :---: | :---: | :---: | :---: |
| 31 | RW | 0 | V4 Displays to CRT (0) or Secondary Display (1) <br> 0: CRT <br> 1: Secondary Display |
| 30 | RW | 0 | V4 Window Pre-fetch Enable |
| 29 | RW | 0 | HWI + (1-aplha)*Graphics Mode <br> 0 Disable <br> 1 Enable |
| 28 | RW | 0 | Alpha Value Come From Where (Only for the true color Hardware icon) <br> 0 : From bit [23:16] <br> 1: From the bit [31:24] of Hardware icon |
| 27:26 | RW | 00b | HI Window Size 00: 32x32 <br> 01: $64 \times 64$ <br> 1x: 128x128 <br> Unit: Pixel X line |
| 25:24 | RW | 00b | HI Data Stream Format <br> 00: RGB555 <br> 01: RGB565 <br> 10: RGB32 <br> 11: RGB10 |
| 23:20 | RO | 0 | Reserved |
| 19:16 | RW | Fh | HI Constant Alpha [3:0] (HIAPA) |
| 15:12 | RW | 0 | Alpha Changed Value (HICV) Per Frame As HI Fan In/Out Turn on Rx260[8] ALPHAn[7:0] = ALPHAn-1[7:0] +/- HICV[3:0], where just ALPHAn[7:4] is valid alpha value and ALPHA0 $=\{$ HIAPA $\}$. |
| 11:10 | RW | 0 | DMA1 Descriptor Done Interrupt Enable <br> 0: Disable <br> 1: Enable |
| 9 | RW | 0 | HI Fan In / Out Selector <br> 0: Default <br> 1: Fan in (+) |
| 8 | RW | 0 | HI Fan In / Out Enable <br> 0: Disable <br> 1: Enable |
| 7:4 | RW | Fh | HI Constant Alpha[7:4] (HIAPA) The reset bits are put on [19:16]. |
| 3 | RW | 0 | V4 Request Length Disable <br> 0 : Enable length <br> 1:Disable length <br> Length $=0$ |
| 2 | RW | 0 | HI Blending Enable <br> 0: Disable <br> 1: Enable |
| 1 | RO | 0 | Reserved |
| 0 | RW | 0 | HI Enable <br> 0: Disable <br> 1: Enable |

Offset Address: 267-264h
The Second Display Color Key
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| 31 | RW | 0 | The Second Display Color Key Bit [29] For RGB10 True Color Mode <br> See also bits [28:0] for detail. |
| 30 | RW | 0 | Second Display Color Key Enable <br> 0: Disable <br> 1: Enable |
| 29 | RW | 0 | Second Display Color Key Inverse Control <br> 0: Display video if color key match <br> 1: Display video if not color key match |
| $28: 0$ | RW | 0 | The Second Display Color Key <br> Bits [31], [28:0]: For RGB10 true color mode <br> Bits [23:0]: For 32-bit true color mode <br> Btis [15:0]: For 565 Hi color mode <br> Bits [14:0]: For 555 Hi color mode <br> Bits [7:0]: For 256 color mode |

Offset Address: 26B-268h
V3 and Alpha Window FIFO Pre-Threshold Control
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 23$ | RO | 0 | Descrved |
| $22: 16$ | RW | 0 | Alpha Window FIFO Pre-threshold <br> Let alpha engine issues request early. This value is normally more than or equal to the alpha engine FIFO threshold <br> (Rx278[30:24]). <br> Unit : Level |
| $15: 8$ | RO | 0 | Reserved |
| $7: 0$ | RW | 0 | V3 FIFO Pre-threshold <br> Let V3 issues request early. This value is normally more than or equal to V3 FIFO threshold (Rx278[15:8]). <br> Unit: Level |

## Offset Address: 26F-26Ch

Video Window 1 Display Count On Screen Control
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 28$ | RO | 0 | Reserved |
| $27: 26$ | RW | 0 | V1 Vertical Line Count That Shows On Screen (Unit: Line) |
| $25: 12$ | RO | 0 | Reserved |
| $11: 0$ | RW | 0 | V1 Horizontal Pixel Count That Shows On Screen (-1) (unit: pixel) |

## Offset Address: 273-270h

Hardware Icon (HI) Transparent Color (Only For Second Display)
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | RO | 0 | Reserved |
| $29: 0$ | RW | 0 | HI Transparent Color |
|  |  |  | Bits [29:0]: For RGB10 <br> Bits [23:0]: For RGB32 <br> Bits [15:0]: For RGB565 <br> Bits [14:0]: For RGB555 |

Offset Address: 277-274h
Hardware Icon (HI) Inverse Color (Only For Second Display)
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | RO | 0 | Reserved |
| $29: 0$ | RW | 0 | HI Inverse Color |
|  |  |  | Bits [29:0]: For RGB10 <br> Bits [23:0]: For RGB32 <br> Bits [15:0]: For RGB565 <br> Bits [14:0]: For RGB555 |

Offset Address: 27B-278h
V3 and Alpha Window FIFO Depth and Threshold Contorl
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| 31 | RO | 0 | Reserved |
| $30: 24$ | RW | 0 | Alpha Window FIFO Threshold <br> Unit: Level |
| 23 | RO | 0 | Reserved |
| $22: 16$ | RW | 0 | Alpha Window FIFO Depth (-1) <br> Unit: Level |
| $15: 8$ | RW | 0 | Video Window 3 FIFO Threshold <br> Unit: Level |
| $7: 0$ | RW | 0 | Video Window 3 FIFO Depth (-1) <br> Unit: Level |

Note: One level is equal to 16 bytes.

Offset Address: 27F-27Ch
Video Window 3 Display Count On Screen Control
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 28$ | RO | 0 | Reserved |
| $27: 26$ | RW | 0 | V3 Vertical Line Count That Shows On Screen (Unit: Line) |
| $15: 12$ | RO | 0 | Reserved |
| $11: 0$ | RW | 0 | V1 Horizontal Pixel Count That Shows On Screen (-1) (Unit: pixel) |

Offset Address: 283-280h
Primary Display Second Color Key
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| 31 | RO | 0 | Reserved |
| 30 | RW | 0 | CRT Color Key Enable <br> 0: Disable <br> 1: Enable |
| 29 | RW | 0 | CRT Color Key Inverse Control <br> 0: Display video if color key match <br> 1: Display video if not color key match |
| $28: 24$ | RO | 0 | Reserved |
| $23: 0$ | RW | 0 | Primary Display Color Key <br> Bits [23:0]: For 32-bit true color mode <br> Bits [15:0]: For 565 Hi color mode <br> Bits [14:0]: For 555 Hi color mode <br> Bits [7:0]: For 256 color mode |

Offset Address: 287-284h
Video Window 1 Color Space Conversion and Enhancement Control 1
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| 31 | RW | 0 | SDTV (BT601) Coefficient Enable <br> 0: Disable <br> 1: Enable |
| 30 | RW | 0 | HDTV (BT709) Coefficient Enable <br> 0: Disable <br> 1: Enable |
| 29 | RO | 0 | Reserved |
| $28: 24$ | RW | 0 | Coefficient A <br> X.XXXX From 0 to 1.9375 |
| $23: 22$ | RO | 0 | Reserved |
| $21: 16$ | RW | 0 | Coefficient B1 <br> SXX.XXX S=1 negative S=0 positive, from -2.125 to 2.125 |
| $15: 14$ | RO | 0 | Reserved |
| $13: 8$ | RW | 0 | Coefficient C1 <br> SXX.XXX S=1 negative S=0 positive, from -2.125 to 2.125 |
| $7: 0$ | RW | 0 | Coefficient D <br> 2's complement integer from -128 to 127 |

Note: $\mathrm{R}=\mathrm{AY}+\mathrm{B}_{1} \mathrm{Cb}+\mathrm{C}_{1} \mathrm{C}_{\mathrm{r}}+\mathrm{D}$

Offset Address: 28B-288h
Video Window 1 Color Space Conversion and Enhancement Control 2
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 29$ | RO | 0 | Reserved |
| $28: 24$ | RW | 0 | Coefficient B2 <br> SX.XXX S=1 negative S=0 positive, from -1.875 to 1.875 |
| $23: 21$ | RO | 0 | Reserved |
| $20: 16$ | RW | 0 | Coefficient C2 <br> SX.XXX S=1 negative S=0 positive, from -1.875 to 1.875 |
| $15: 14$ | RO | 0 | Reserved |
| $13: 8$ | RW | 0 | Coefficient B3 <br> SXX.XXX S=1 negative S=0 positive, from -3.875 to 3.875 |
| $7: 6$ | RO | 0 | Reserved |
| $5: 0$ | RW | 0 | Coefficient C3 <br> SXX.XXX S=1 negative $S=0$ positive, from -3.875 to 3.875 |

Note: $\mathrm{G}=\mathrm{AY}+\mathrm{B}_{2} \mathrm{Cb}+\mathrm{C}_{2} \mathrm{C}_{\mathrm{r}}+\mathrm{D}$
$B=A Y+B_{3} C b+C_{3} C_{r}+D$

Offset Address: 28F-28Ch
P Logic Adder Result 1
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 0$ | RW | 0 | P Logic Adder Result 1 |

Offset Address: 293-290h
Alpha Window / Color Cursor Ending (Only For Primary Display)
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 28$ | RO | 0 | Reserved |
| $27: 16$ | RW | 0 | Hardware Icon Horizontal (X) Ending Position |
| $15: 11$ | RO | 0 | Reserved |
| $10: 0$ | RW | 0 | Hardware Icon Vertical (Y) Ending Position <br> Unit: Line |

VX900 Series Chrome9 HD Open Graphics Programming Manual

Offset Address: 297-294h
3D AGP Pause Address MMIO Port
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :---: |
| $31: 0$ | RW | 0 | 3D AGP Pause Address MMIO Port |

Offset Address: 29B-298h
Compose Output Mode Select
Default Value: 0300 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| 31 | RW | 0 | Video 1 Command End, V1 Load New Register Setting <br> 1: Fire <br> If registers are updated to engine, this bit will be cleared to 0 and the deafault is set at 0. |
| 30 | RW | 0 | Video 3 Command End, V3 Load New Register Setting <br> 1: Fire <br> If registers are updated to engine, this bit will be cleared to 0 and the deafault is set at 0. |
| 29 | RW | 0 | Video Register Always Loaded <br> For hardware simulation and the default is set at 0. |
| 28 | RW | 0 | Video Register Loaded at Vertical Blanking Without Waiting Source Flip <br> Need to write [31] or [30] and default is set at 0. |
| 27 | RW | 0 | Video 3 Register Always Loaded <br> For hardware simulation and the default is set at 0. |
| 26 | RW | 0 | Video 3 Register Loaded at Vertical Blanking Without Waiting Source Flip <br> Need to write [31] or [30] and default is set at 0. |
| $25: 24$ | RW | 11 b | Interpolation FIFO Clock Select <br> 00: Not in use <br> 01: V1 HDTV <br> 10: V3 HDTV <br> 11: V1 SDTV and V3 SDTV |
| $23: 21$ | RO | 0 | Reserved |

VX900 Series Chrome9 HD Open Graphics Programming Manual

Offset Address: 29F-29Ch
Video Window 3 Frame Buffer Starting Address 2
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RO | 0 | Reserved |
| $30: 29$ | RW | 00 b | Target of The Third Frame Buffer Starting Address <br> 00: S.L. <br> 01: S.F. <br> 10: Reserved <br> 11: L.L. |
| $28: 3$ | RW | 0 | The Third Frame Buffer Starting Address of V3 <br> Unit: 16 bytes |
| $2: 0$ | RO | 0 | Reserved |

Offset Address: 2A3-2A0h
Video Stream 3 Control
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 31 | RO | 0 | Reserved |
| 30 | RW | 0 | V3 Window Pre-fetch Enable <br> 0: Disable <br> 1: Enable |
| 29 | RW | 0 | V3 Window Gamma Function Enable  <br> 0: Disable  <br> 1: Enable  |
| 28:27 | RO | 0 | Reserved |
| 26:25 | RW | 00b | V3 Flip Control <br> 00: SW flip <br> 01: HW flip and triggle by the HQV engine <br> 10: Reserved <br> 10: HW flip and triggle by the Capture Port 0 <br> 11: Reserved <br> 11: HW flip and triggle by the Capture Port 1 |
| 24 | RW | 0 | V3 Frame to Field Enable <br> 0: Disable <br> 1: Enable <br> If enabled, the stride will be 2 times of original values. <br> This bit is valid at: Software flip, HQV flip. |
| 23 | RO | 0 | Reserved |
| 22 | RW | 0 | V3 De-interlace Mode <br> 0 : Disable 1: Enable <br> If enabled, hardware will add one line to the top of odd (bottom) field |
| 21 | RW | 0 | V3 Line Flip Only in Non Video Active Period Enable <br> 0: Disable <br> 1: Enable |
| 20:16 | RW | 0 | V3 Request Expire Number Unit: 4 requests |
| 15:10 | RO | 0 | Reserved |
| 9 | RW | 0 | Divided V3 Flip for HQV Engine VSYNC Number to Half Enable 0: Disable <br> 1: Enable |
| 8 | RW | 0 | V3 Color Space Conversion Disable 0 : Enable |
| 7 | RW | 0 | V3 Color Space Conversion Chroma Sign Bits Conversion 1: Inverse |
| 6:5 | RO | 0 | Reserved |
| 4:2 | RW | 000b | ```V3 Stream Data Format x00: YUV422 001: RGB32 x10: RGB15 011: RGB16``` |
| 1 | RW | 0 | V3 scaling enable on IGA1 <br> 0: disable V3 scaling on IGA1 <br> 1: enable V3 scaling on IGA1 |
| 0 | RW | 0 | V3 Enable  <br> 0: Disable 1: Enable |

Offset Address: 2A7-2A4h
Video Window 3 Frame Buffer Starting Address 0
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RW | 0 | Description |
| $30: 29$ | RO | 00 b | Target of The First Frame Buffer Starting Address <br> 00: S.L. <br> 01: S.F. <br> 10: Reserved <br> 11: L.L. |
| $28: 2$ | RW | 0 | The First Frame Buffer Starting Address of V3 Pase Picture Are Selected <br> Unit: 4 bytes |
| $1: 0$ | RO | 0 | Reserved |

Offset Address: 2AB-2A8h
Video Window 3 Frame Buffer Starting Address 1
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RW | 0 | V3 Length Internal Guard Bit <br> 0: Old design <br> 1: New design |
| $30: 29$ | RW | 00 b | Taraget of The Second Frame Buffer Starting Address <br> 00: S.L. <br> 01: S.F. <br> 10: Reserved <br> 11: L.L. |
| $28: 3$ | RW | 0 | The Second Frame Buffer Starting Address of V3 <br> Unit: 16 bytes |
| $2: 0$ | RO | 0 | Reserved |

Offset Address: 2AF-2ACh
Video Window 3 Frame Buffer Stride
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 14$ | RO | 0 | Reserved |
| $13: 4$ | RW | 0 | V3 Frame Buffer Stride <br> Unit: 16 bytes |
| $3: 0$ | RO | 0 | Reserved |

Offset Address: 2B3-2B0h
Video Window 3 Horizontal and Vertical Start
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | V3 Horizontal (X) Starting Location <br> Unit: Pixel |
| $15: 11$ | RO | 0 | Reserved |
| $10: 0$ | RW | 0 | V3 Vertical (Y) Starting Location <br> Unit: Line |

Offset Address: 2B7-2B4h
Video Window 3 Horizontal and Vertical End
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | V3 Horizontal (X) Ending Location <br> Unit: Pixel |
| $15: 11$ | RO | 0 | Reserved |
| $10: 0$ | RW | 0 | V3 Vertical (Y) Ending Location <br> Unit: Line |

Offset Address: 2BB-2B8h
Video Window 3 and Alpha Window Fetch Count
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | RO | 0 | Reserved |
| $29: 20$ | RW | 0 | V3 Per Line Fetch Count <br> Unit: Pixel |
| $19: 10$ | RO | 0 | Reserved |
| $9: 0$ | RW | 0 | Alpha Window Per Line Fetch Count <br> Unit: Line |

## Offset Address: 2BF-2BCh

Video Window 3 Display Zoom Control
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| 31 | RW | 0 | V3 Horizontal (X) Zoom Enable <br> 0: Disable <br> 1: Enable |
| $30: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | V3 Horizontal (X) Zoom Factor |
| 15 | RW | 0 | V3 Vertical (Y) Zoom Enable <br> $0:$ Disable <br> $1:$ Enable |
| $14: 10$ | RO | 0 | Reserved |
| $9: 0$ | RW | 0 | V3 Vertical (Y) Zoom Factor |

Offset Address: 2C3-2C0h
Video Window 3 Minify and Interpolation Control
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 31:27 | RW | 0 | Reserved |
| 26:24 | RW | 000b | V3 Horizontal (X) Minify Control 000: No minify <br> 001: Minify by a factor of 2 <br> 010: Reserved <br> 011: Minify by a factor of 4 <br> 101: Minify by a factor of 8 <br> 111: Minify by a factor of 16 <br> Other cases are reserved. |
| 23:19 | RO | 0 | Reserved |
| 18:16 | RW | 000b | V3 Vertical (Y) Minify Control 000: No minify <br> 001: Minify by a factor of 2 <br> 010: Reserved <br> 011: Minify by a factor of 4 <br> 101: Minify by a factor of 8 <br> 111: Minify by a factor of 16 <br> Other cases are reserved. |
| 15:3 | RO | 0 | Reserved |
| 2 | RW | 0 | V3 Luma-only Interpolation When The Vertical Interpolation Is Enabled <br> 0 : Only luma values interpolated <br> 1: All YUV/YcbCr values interpolated |
| 1 | RW | 0 | V3 Horizontal (X) Interpolation Mode Select <br> 0 : Pixel is replicated <br> 1: Enable interpolation |
| 0 | RW | 0 | V3 Vertical (Y) Interpolation Mode Select <br> 0 Pixel is replicated <br> 1 Enable interpolation <br> Note: V1 and V3 can support interpolation simultaneously when both video source resolutions are lower than 800x600. If anyone exceeds the $800 \times 600$ resolution, only one of them can support interpolation. The control bit is defined at $0 \times 298[25: 24]$. |

Offset Address: 2C7-2C4h
Video Window 3 Color Space Conversion and Enhancement Control 1
Default Value: 0000 0000h

| Bit | Attribute | Default |  | Description |
| :---: | :---: | :---: | :--- | :--- |
| 31 | RW | 0 | SDTV (BT601) Coefficient Enable <br> 0: Disable <br> 1: Enable |  |
| 30 | RW | 0 | HDTV (BT709) Coefficient Enable <br> 0: Disable <br> 1: Enable |  |
| 29 | RO | 0 | Reserved |  |
| $28: 24$ | RW | 0 | Coefficient A <br> X.XXXX from 0 to 1.9375 |  |
| $23: 22$ | RO | 0 | Reserved |  |
| $21: 16$ | RW | 0 | Coefficient B1 <br> SXX.XXX S=1 negative S=0 positive From -2.125 to 2.125 |  |
| $15: 14$ | RO | 0 | Reserved |  |
| $13: 8$ | RW | 0 | Coefficient C1 <br> SXX.XXX S=1 negative S=0 positive From -2.125 to 2.125 |  |
| $7: 0$ | RW | 0 | Coefficient D[10:3] <br> 2's complement integer from -128 to 127 |  |

Note: $\mathrm{R}=\mathrm{AY}+\mathrm{B} 1 \mathrm{Cb}+\mathrm{C} 1 \mathrm{Cr}+\mathrm{D}$

Offset Address: 2CB-2C8h
Video Window 3 Color Space Conversion and Enhancement Control 2
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 31:29 | RW | 0 | Coefficient D[2:0] 2's complement integer from -128 to 127 |
| 28:24 | RW | 0 | Coefficient B2 <br> SX.XXX S=1 negative $\mathrm{S}=0$ positive, from -1.875 to 1.875 |
| 23:21 | RO | 0 | Reserved |
| 20:16 | RW | 0 | Coefficient C2 <br> SX.XXX S=1 negative $\mathrm{S}=0$ positive, from -1.875 to 1.875 |
| 15:14 | RO | 0 | Reserved |
| 13:8 | RW | 0 | Coefficient B3 <br> SXX.XX S=1 negative $\mathrm{S}=0$ positive, from 0 to 3.75 |
| 7:6 | RO | 0 | Reserved |
| 5:0 | RW | 0 | Coefficient C3 <br> SX.XX $\mathrm{S}=1$ negative $\mathrm{S}=0$ positive, from -3.875 to 3.875 |

Note: G $=\mathrm{AY}+\mathrm{B} 2 \mathrm{Cb}+\mathrm{C} 2 \mathrm{Cr}+\mathrm{D}, \mathrm{B}=\mathrm{AY}+\mathrm{B} 3 \mathrm{Cb}+\mathrm{C} 3 \mathrm{Cr}+\mathrm{D}$

Offset Address: 2CF-2CCh
T Logic Adder Result 1
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 0$ | RW | 0 | T Logic Adder Result 1 |

Offset Address: 2D3-2D0h
Graphic Hardware Cursor Mode Control
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RW | 0 | Mono Cursor Display Path <br> 0: Primary <br> 1: Secondary |
| $30: 29$ | RW | 00 b | Target of The Hardware Cursor Buffer Starting Address <br> 00: S.L. <br> 01: S.F. <br> 10: Reserved <br> 11: L.L. |
| $28: 26$ | RO | 0 | Reserved |
| $25: 8$ | RW | 0 | Hardware Cursor Base Address <br> Up to 64M bytes <br> For 32x32x2 pattern: Bits [25:8] define the base address <br> For 64x64x2 pattern: Bits [25:10] define the base address |
| $7: 2$ | RO | 0 | Reserved |
| 1 | RW | 0 | Hardware Cursor Size <br> 0: 64x64x2 <br> $1: 32 x 32 x 2$ |
| 0 | RW | 0 | Hardware Cursor Enable <br> $0:$ Disable <br> $1:$ Enable |

Offset Address: 2D7-2D4h
Graphic Hardware Cursor Position
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | Hardware Cursor Position in the X-coordinate |
| $15: 11$ | RO | 0 | Reserved |
| $10: 0$ | RW | 0 | Hardware Cursor Position in the Y-coordinate |

Offset Address: 2DB-2D8h
Graphic Hardware Cursor Origin
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | Hardware Cursor Origin in the X-coordinate |
| $15: 11$ | RO | 0 | Reserved |
| $10: 0$ | RW | 0 | Hardware Cursor Origin in the Y-coordinate |

Offset Address: 2DF-2DCh
Graphic Hardware Cursor Background
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 24$ | RO | 0 | Reserved |
| $23: 0$ | RW | 0 | For 256 Color Mode <br> Bits [7:0] specify hardware cursor background color <br> For 555 Hi Color Mode <br> Bits [14:0] specify hardware cursor background color <br> For 565 Hi Color Mode <br> Bits [15:0] specify hardware cursor background color <br> For 32-bits True Color Mode <br> Bits [23:0] specify hardware cursor background color |

## Offset Address: 2E3-2E0h

Graphic Hardware Cursor Foreground
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 24$ | RO | 0 | Reserved |
| $23: 0$ | RW | 0 | For 256 Color Mode <br> Bits [7:0] specify hardware cursor foreground color. <br> For 555 Hi Color Mode <br> Bits [14:0] specify hardware cursor foreground color. <br> For 565 Hi Color Mode <br> Bits [15:0] specify hardware cursor foreground color. <br> For 32-bits True Color Mode <br> Bits [23:0] specify hardware cursor foreground color. |

Table 3 below shows the hardware color cursor operation. Please be noted this table is only applicable to the graphics modes. For the text modes, the VGA registers control the hardware color cursor.

Table 3. Graphics Hardware Color Cursor Operation

| Pixel Operation | AND Plane | XOR Plane |
| :--- | :---: | :---: |
| Choose graphics hardware color cursor background color | 0 | 0 |
| Choose graphics hardware color cursor foreground color | 0 | 1 |
| Transparent | 1 | 0 |
| VGA data is inverted | 1 | 1 |

Offset Address: 2E7-2E4h
T Logic Data Result 1
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :---: |
| $31: 0$ | RW | 0 | T Logic Data Result 1 |

Offset Address: 2EB-2E8h
HI FIFO Depth and Threshold Control (Only For Primary Display)
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 24$ | RW | 0 | HI FIFO Pre-threshold <br> Let HI to issue request early. Normally, this value is more than or equal to HI FIFO threshold (Rx2E8[14:8]). (Unit: level) |
| $23: 16$ | RO | 0 | Reserved |
| $15: 8$ | RW | 0 | HI FIFO Threshold <br> Let HI request priority from low to high. (Unit: level) |
| $7: 0$ | RO | 0 | HI FIFO Depth (-1) <br> Unit: level |

## Offset Address: 2EF-2ECh

Hardware Icon (HI) Transparent Color (Only For Primary Display)
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | RO | 0 | Reserved |
| $29: 0$ | RW | 0 | HI Transparent Color <br> Bits [29:0]: For RGB10 <br> Bits [23:0]: For RGB32 <br>  |
|  |  | Bits [15:0]: For RGB565 <br> Bits [14:0]: For RGB555 |  |

Offset Address: 2F3-2F0h
Hardware Icon (HI) Control (Only for Primary Display)
Default Value: 000F 00F0h

| Bit | Attribut | Default | Description |
| :---: | :---: | :---: | :---: |
| 31 | RO | 0 | Reserved |
| 30 | RW | 0 | HI Window Pre-fetch Enable |
| 29 | RW | 0 | HWI + (1-aplha)*Graphics Mode <br> 0 Disable <br> 1 Enable |
| 28 | RW | 0 | Alpha Value Come From Where Only for the true color hardware icon. 0 : From bit [23:16] <br> 1: From the bit [31:24] of hardware icon |
| 27:26 | RW | 00b | HI Window Size <br> 00: 32 x 32 <br> 01: 64 x 64 <br> 1x: 128 x 128 <br> Unit: Pixel x line |
| 25:24 | RW | 00b | HI Data Stream Format <br> 00: RGB555 <br> 01: RGB565 <br> 10: RGB32 <br> 11: RGB10 |
| 23:20 | RO | 0 | Reserved |
| 19:16 | RW | Fh | HI Constant Alpha [3:0] (HIAPA) |
| 15:12 | RW | 0 | Alpha Changed Value (HICV) Per Frame as HI Fan In / Out Turn On Rx260[8] ALPHAn[7:0] = ALPHAn-1[7:0] +/- HICV[3:0], where just ALPHAn[7:4] is valid alpha value and ALPHA0 $=\{$ HIAPA $\}$. |
| 11:10 | RO | 0 | Reserved |
| 9 | RW | 0 | HI Fan In / Out Selector <br> 0: Default <br> 1: Fan in (+) |
| 8 | RW | 0 | HI Fan In / Out Enable <br> 0: Disable <br> 1: Enable |
| 7:4 | RW | Fh | HI Constant Alpha[7:4] (HIAPA) <br> The Rest Bits are put on bits [19:16] |
| 3 | RW | 0 | V5 Request Length Disable <br> 0 : Enable length <br> 1: Disable length <br> Length $=0$ |
| 2 | RW | 0 | HI Blending Enable <br> 0: Default <br> 1: Enable |
| 1 | RW | 0 | V5 scaling enable on IGA1 <br> 0: Disable V5 scaling on IGA1 <br> 1: enable V5 scaling on IGA1 |
| 0 | RW | 0 | HI Enable <br> 0: Default <br> 1: Enable |

Offset Address: 2F7-2F4h
Hardware Icon Frame Buffer Starting Address (Only For Primary Display)
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RO | 0 | Reserved |
| $30: 29$ | RW | 00 b | Target of The Frame Buffer Starting Address <br> 00: S.L. <br> 01: S.F. <br> 10: Reserved <br> 11: L.L. |
| $28: 4$ | RW | 0 | Frame Buffer Starting Address for Hardware Icon <br> Unit: 16 bytes |
| $3: 0$ | RO | 0 | Reserved |

Offset Address: 2FB-2F8h
Hardware Icon (HI) Horizontal and Vertical Location Start (Only For Primary Display) Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | Hardware Icon Horizontal (X) Starting Location <br> Unit: Pixel |
| $15: 11$ | RO | 0 | Reserved |
| $10: 0$ | RW | 0 | Hardware Icon Vertical (Y) Starting Location <br> Unit: Line |

Offset Address: 2FF-2FCh
Hardware Icon (HI) Center Offset (Only For Primary Display)
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 23$ | RO | 0 | Reserved |
| $22: 16$ | RW | 0 | Hardware Icon Horizontal (X) Center Offset <br> Unit: Pixel |
| $15: 7$ | RO | 0 | Reserved |
| $6: 0$ | RW | 0 | Hardware Icon Horizontal (Y) Center Offset <br> Unit: Line |

Offset Address: 1203-1200h
Video Gamma Color R Register for Video 1
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 26$ | RO | 0 | Reserved |
| $25: 16$ | RW | 0 | Color Value After Gamma Function |
| $15: 5$ | RO | 0 | Reserved |
| $4: 0$ | RW | 0 | Color Index Number for Gamma Function Division |

Offset Address: 1207-1204h

## Video Gamma Color G Register for Video 1

Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 26$ | RO | 0 | Reserved |
| $25: 16$ | RW | 0 | Color Value After Gamma Function |
| $15: 5$ | RO | 0 | Reserved |
| $4: 0$ | RW | 0 | Color Index Number for Gamma Function Division |

Offset Address: 120B-1208h
Video Gamma Color B Register for Video 1
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 26$ | RO | 0 | Reserved |
| $25: 16$ | RW | 0 | Color Value After Gamma Function |
| $15: 5$ | RO | 0 | Reserved |
| $4: 0$ | RW | 0 | Color Index Number for Gamma Function Division |

## Offset Address: 120F-120Ch

Hardware Icon (HI) Inverse Color (Only For Primary Display)
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | RO | 0 | Reserved |
| $29: 0$ | RW | 0 | HI Inverse Color |
|  |  |  | Bits [29:0]: For RGB10 <br> Bits [23:0]: For RGB32 <br> Btis [15:0]: For RGB565 <br> Bits [14:0]: For RGB555 |

Offset Address: 1223-1220h
Video Gamma Color R Register for Video 3
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 26$ | RO | 0 | Reserved |
| $25: 16$ | RW | 0 | Color Value After Gamma Function |
| $15: 5$ | RO | 0 | Reserved |
| $4: 0$ | RW | 0 | Color Index Number for Gamma Function Division |

Offset Address: 1227-1224h
Video Gamma Color G Register for Video 3
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 26$ | RO | 0 | Reserved |
| $25: 16$ | RW | 0 | Color Value After Gamma Function |
| $15: 5$ | RO | 0 | Reserved |
| $4: 0$ | RW | 0 | Color Index Number for Gamma Function Division |

Offset Address: 122B-1228h
Video Gamma Color B Register for Video 3
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 26$ | RO | 0 | Reserved |
| $25: 16$ | RW | 0 | Color Value After Gamma Function |
| $15: 5$ | RO | 0 | Reserved |
| $4: 0$ | RW | 0 | Color Index Number for Gamma Function Division |

Technologies, Inc. we connect

## Offset Address: 122F-122Ch

Video Window 3 Horizontal and Vertical Starting Location Offset
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | Video Window 3 Horizontal (X) Starting Location Offset (Unit: 16 bytes) |
| $15: 11$ | RO | 0 | Reserved |
| $10: 0$ | RW | 0 | Video Window 3 Vertical (Y) Starting Location Offset (Unit: Line) |

Offset Address: 1283-1280h
Interrupt Flags and Masks Control
Default Value: 0000 0000h

| Bit | Attribut | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RW1C | 0 | MSI Pending Interrupt Re-trigger Bit <br> When SW wants to exit interrupt service, please clear the bit. HW may send out interrupt again if pending interrupt exists. The <br> function is enabled when MSI Enable = 1'b1. |
| $30: 20$ | RO | 0 | Reserved |
| 19 | RW | 0 | DMA3 Transfer Done Interrupt Enable <br> 0: Disable <br> 1: Enable |
| 18 | RW | 0 | DMA3 Descriptor Done Interrupt Enable <br> 0: Disable <br> 1: Enable |
| 17 | RW | 0 | DMA2 Transfer Done Interrupt Enable <br> 0: Disable <br> 1: Enable |
| 16 | RW | 0 | DMA2 Descriptor Done Interrupt Enable <br> 0: Disable <br> 1: Enable |
| $15: 5$ | RO | 0 | Reserved |
| 4 | RO | 0 | CRT Sense Interrupt Status |
| 3 | RO | 0 | DMA3 Transfer Done Interrupt Status |
| 2 | RO | 0 | DMA3 Descriptor Done Interrupt Status |
| 1 | RO | 0 | DMA2 Transfer Done Interrupt Status |
| 0 | RO | 0 | DMA2 Descriptor Done Interrupt Status |

Note: Write 1 to bit [4:0] to clear bits

Offset Address: 1287-1284h
Logic Signature Setting
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 8$ | RO | 0 | Reserved |
| 7 | RW | 0 | T Signature RD Disable 1 |
| 6 | RW | 0 | P \& T Select Signal 1 |
| 5 | RW | 0 | T Signature Enable 1 |
| 4 | RW | 0 | P Signature Enbale 1 |
| 3 | RW | 0 | T Signature RD Disable 0 |
| 2 | RW | 0 | P \& T Select Signal 0 |
| 1 | RW | 0 | T Signature Enable 0 |
| 0 | RW | 0 | P Signature Enbale 0 |

## Offset Address: 128B-1288h

P Logic Adder Result 0
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |  |
| :---: | :---: | :---: | :---: | :---: |
| $31: 0$ | RW | 0 | P Logic Adder Result 0 |  |

## Offset Address: 128F-128Ch

T Logic Adder Result 0
Default Value: 0000 0000h

| Bit | Attribute | Default |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| $31: 0$ | RW | 0 | T Logic Adder Result 0 |  |

Technologies, Inc. we connect

Offset Address: 1293-1290h
IGA1 Display Position Counter 0
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 16$ | RO | 0 | IGA1 Display Line Counter |
| $15: 0$ | RO | 0 | IGA1 Display Frame Counter |

## Offset Address: 1297-1294h

IGA1 Display Position Counter 1
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 16$ | RO | 0 | Reserved |
| $15: 0$ | RO | 0 | IGA1 Display Frame Counter |

Offset Address: 129B-1298h
IGA1 Display Position Counter 2
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 16$ | RO | 0 | Reserved |
| $15: 0$ | RW | 0 | IGA1 Display Frame Counter Enable <br> 0: Disable <br> 1: Enable <br> When this bit is disabled, frame counter always gets 16' h 0. |

Offset Address: 129F-129Ch
T Logic Data Result 0
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 0$ | RW | 0 | T Logic Data Result 0 |

Offset Address: 12A3-12A0h
IGA2 Display Position Counter 0
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 16$ | RO | 0 | IGA2 Display Line Counter |
| $15: 0$ | RO | 0 | IGA2 Display Frame Counter |

## Offset Address: 12A7-12A4h

IGA2 Display Position Counter 1
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 16$ | RO | 0 | Reserved |
| $15: 0$ | RO | 0 | IGA2 Display Frame Counter |

## Offset Address: 12AB-12A8h

IGA2 Display Position Counter 2
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 16$ | RO | 0 | Reserved |
| $15: 0$ | RW | 0 | IGA2 Display Frame Counter Enable <br> 0: Disable <br> 1: Enable <br> When this bit is disabled, frame counter always gets 16' h 0. |

Offset Address: 12B3-12B0h
Primary Display Data Color Space Conversion and Enhancement Control 1
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | RO | 0 | Reserved |
| $29: 20$ | RW | 0 | A1 <= XXXXXXXXXX |
| $19: 10$ | RW | 0 | B1 <= XXXXXXXXXX |
| $9: 0$ | RW | 0 | C1 <= XXXXXXXXXX |

Note: $\mathrm{Y}=\mathrm{A} 1 \mathrm{R}+\mathrm{B} 1 \mathrm{G}+\mathrm{C} 1 \mathrm{~B}+\mathrm{D}$
Coefficient A1, B1, C1: 10 bits, $0 . \mathrm{XXXXXXXX}$ from 0 to 0.99903 Coefficient D: 8 bit positive integer from 16 to 255

## Offset Address: 12B7-12B4h

Primary Display Data Color Space Conversion and Enhancement Control 2
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | RO | 0 | Reserved |
| $29: 20$ | RW | 0 | A2[9:0] <= XXXXXXXXXX |
| $19: 10$ | RW | 0 | B2[9:0] <= XXXXXXXXXX |
| $9: 0$ | RW | 0 | C2[9:0] <= XXXXXXXXXX |

Note: $\mathrm{Cr}=\mathrm{A} 2 \mathrm{R}+\mathrm{B} 2 \mathrm{G}+\mathrm{C} 2 \mathrm{~B}+128$
Coefficient A2, B2, C2: 11 bits S.XXXXXXXX 2's complement from -0.99903 to 0.99903

Offset Address: 12BB-12B8h
Primary Display Data Color Space Conversion and Enhancement Control 3
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | RO | 0 | Reserved |
| $29: 20$ | RW | 0 | A3[9:0] <= XXXXXXXXXX |
| $19: 10$ | RW | 0 | B3[9:0] <= XXXXXXXXXX |
| $9: 0$ | RW | 0 | C3[9:0] <= XXXXXXXXXX |

Note: $\mathrm{Cr}=\mathrm{A} 3 \mathrm{R}+\mathrm{B} 3 \mathrm{G}+\mathrm{C} 3 \mathrm{~B}+128$
Coefficient A3, B3, C3: 11 bits. S.XXXXXXXX 2's complement from -0.99903 to 0.99903

Offset Address: 12BF-12BCh
Primary Display Data Color Space Conversion and Enhancement Control 4
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 14$ | RO | 0 | Reserved |
| 13 | RW | 0 | $\mathbf{A 2}[10]<=\mathbf{S}$ |
| 12 | RW | 0 | $\mathbf{B} 2[10]<=\mathbf{S}$ |
| 11 | RW | 0 | $\mathbf{C} 2[10]<=\mathbf{S}$ |
| 10 | RW | 0 | $\mathbf{A 3}[10]<=\mathbf{S}$ |
| 9 | RW | 0 | $\mathbf{B 3}[10]<=\mathbf{S}$ |
| 8 | RW | 0 | $\mathbf{C} 3[10]<=\mathbf{S}$ |
| $7: 0$ | RW | 0 | D |

## DVD / Video Control Register (3260-326Ch)

## Offset Address: 3260h

DVD / Video ID Control - Refer to3D Chapter’s "CR Registers in Video Control Register Space" for more details

Offset Address: 326Ch
DVD / Video Wait Control - Refer to3D Chapter's "CR Registers in Video Control Register Space" for more details

## Video Capture Engine Register Descriptions (300-37Ch)

Offset Address: 303-300h
Capture Interrupt Control and Flags
Default Value: 0000 0000h
\(\left.\left.$$
\begin{array}{|c|c|c|l||}\hline \text { Bit } & \text { Attribute } & \text { Default } & \\
\hline \hline 31: 11 & \text { RO } & 0 & \text { Reserved } \\
\hline 10 & \text { RW } & 0 & \text { Current Writing VBI Buffer ID } \\
\hline 9 & \text { RW } & 0 & \text { End of VBI Interrupt Enable } \\
\hline 8 & \text { RW } & 0 & \begin{array}{l}\text { End of Active Video Interrupt Enable } \\
\text { If TS (Transport Stream) is enabled, it defines as TS data over a buffer interrupt enable. }\end{array} \\
\hline 7 & \text { RO } & 0 & \text { Video Capture Port Internal FIFO Full Status }\end{array}
$$ \right\rvert\, \begin{array}{l}Current Active Video Input Field Status <br>
0: Top field <br>

1: Bottom field\end{array}\right]\)| Current Input Vsync Status |
| :--- |
| 6 |
| RO Vertical blanking |
| 1: Active video |

Note: Write 1 to clear bits [1:0] and [7]

Offset Address: 30B-308h
Transport Stream Control
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 31:23 | RO | 0 | Reserved |
| 22 | RW | 0 | Serial Input Enable <br> 0: Enable parallel TS input <br> 1: Enable serial TS input |
| 21 | RW | 0 | Bit Alignment <br> Serial input mode only <br> 0 : LSB first <br> 1: MSB first |
| 20 | RW | 0 | Packet Starting Signal Disable 0:Enable <br> 1:Disable |
| 19 | RW | 0 | Change Buffer Mode <br> 0 : According to count packet number <br> 1: According to byte count |
| 18:4 | RW | 0 | When bit 19 = 0 <br> Packet_Number_Minus_One <br> There are (Packet_Number_Minus_One + 1) packets per buffer. <br> When bit $19=1$ <br> KBytes_Count <br> There are KBytes_Count Kbytes per buffer. |
| 3:2 | RW | 00b | Method to Move Received TS Data <br> 0x: Capture engine write data to FB. After fill a buffer, trigger an interrupt to driver. <br> 10: Capture engine write data to FB. After fill a buffer, trigger an interrupt to DMA. <br> 11: Capture engine control DMA to move data. (not via frame buffer) <br> (In mode = 2'b11, set FIFO Threshold Rx310[27:24] to 1) |
| 1 | RW | 0 | Drop Error Packet <br> This bit is only valid when TS_DERR pin is available 0 : Write all received data out. <br> 1: Drop the data of error packet |
| 0 | RW | 0 | Transport Stream Input Enable <br> 0: Disable <br> 1: Enable <br> Turn on this bit before enabling capture engine Rx310[0]. |

Offset Address: 313-310h
Capture Interface Control
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 31 | RW | 0 | Capture CLK Enable <br> 0: Disable <br> 1: Enable <br> This bit should be turned on before Rx310[0]. |
| 30 | RW | 0 | Capture FIELD Signal Output Inverted Select 1: Inverted |
| 29 | RW | 0 | Vertical Count Starting Reference <br> 0 : Negative edge of VREF <br> 1: Positive edge of VREF |
| 28 | RW | 0 | Horizontal Count Starting Reference <br> 0: Negative edge of HREF <br> 1: Positive edge of HREF |
| 27:24 | RW | 0 | Capture FIFO Threshold (Unit: level) <br> Once the queuing captured data is more than the threshold, it starts to write data out. Unit of the 1st capture engine is 4-levels, the FIFO size is 64 level $x 64$ bit. <br> Unit of the 2nd capture engine is 2-levels, the FIFO size is 32 level $x 64$ bit. |
| 23 | RW | 0 | Switch Capture Clock Source <br> Since there are two capture clock sources, use this bit to switch it. <br> In VIP2.0 while using task bit to differentiate video stream, it needs to switch the clock source as the same one. <br> For 1st Capture Engine: <br> 0 : Clock from 1st capture CLK pin <br> 1: Clock from 2nd capture CLK pin <br> For 2nd Capture Engine: <br> 0: Clock from 2nd capture CLK pin <br> 1: Clock from 1st capture CLK pin |
| 22 | RW | 0 | Capture FIELD Input Inverted Select 1: Inverted |
| 21 | RW | 0 | Capture HREF Input Inverted Select 1: Inverted |
| 20 | RW | 0 | Capture VREF Input Inverted Select 1: Inverted |
| 19 | RW | 0 | Capture CLK Input Inverted Select 1: Inverted |
| 18:16 | RW | 000b | ```Capture Horizontal Filter Mode Select (2P) 000: No filtering 001: 2 tap (1,1)/2 010: 3 tap (1,2,1)/4 011: 4 tap (1,3,3,1)/8 100: 5 tap (1,2,2,2,1)/8 101~111:Reserved``` |
| 15 | RW | 0 | Capture Flipping Control When Rx310[13:12] Is Set to 11b <br> 0 : Capture engine flips to HQV or video engine after captured a frame. <br> 1: Capture engine flips to HQV or video engine after captured a field (HQV or Video should set to frame_to_field). |
| 14 | RW | 0 | 4:2:2 to 4:4:4 Cb, Cr Type Select <br> 0 : Duplication <br> 1: Interpolation |
| 13:12 | RW | 00b | Capture De-interlace Mode Select <br> 00: Capture odd field only, 30fps <br> 01: Capture even field only, 30fps <br> 10: Capture odd / even field, 60 fps ; place on the same location <br> 11: Capture odd / even field, 30fps; place in interlace fashion doubling the storage space |
| 11 | RW | 0 | Input FIELD Signal Enable <br> If TS is enabled, it defines as TS_DERR signal enable. <br> 0: Disable <br> 1: Enable |
| 10 | RW | 0 | VIP Type <br> 0: VIP1.1, VBI data region specify by task bit. <br> 1: VIP2, VBI data region specify by SAV / EAV during vertical blanking period. |

(Continued for Rx310h)

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 9:8 | RW | 00b | Byte Swapping Control <br> 00: 0123 (no swap: YUYV) <br> 01: 1032 (C, Y swap: UYVY) <br> 10: 0321 (Cr, Cb swap: YVYU) <br> 11: 3012 (Cr, Cb swap and Y swap: VYUY) |
| 7 | RW | 0 | 16 Bit Input Low/High Swap <br> 1: Low/high byte inverted |
| 6 | RW | 0 | CCIR656-16 Bit Header Decode Mode <br> 0: Low 8bit <br> 1: 16bit all |
| 5:4 | RW | 00b | Input Stream Type <br> 00: CCIR601-8bit <br> 01: CCIR656-8bit <br> 10: CCIR601-16bit <br> 11: CCIR656-16bit |
| 3 | RW | 0 | VIP Enable <br> 0 : Disable <br> 1: Enable |
| 2 | RW | 0 | Buffer Mode <br> 0 : Double buffers, use starting address 1 and 2 <br> 1: Triple buffers, use starting address 1,2 and 3 |
| 1 | RW | 0 | Bit Stream Selection of VIP2.0 <br> In VIP2.0, task bit to differentiate video stream. <br> For the 1st capture engine: <br> 0 : Capture the data of task bit is 0 <br> 1 : Capture the data of task bit is 1 <br> For the 2nd capture engine: <br> 0 : Capture the data of task bit is 1 <br> 1: Capture the data of task bit is 0 |
| 0 | RW | 0 | Capture Enable <br> 0: Disable <br> 1: Enable |

Offset Address: 317-314h
Active Video Horizontal Range
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | RO | 0 | Reserved |
| $27: 16$ | RW | 0 | Horizontal Ending Line (CCIR601 only). (Unit: Line) |
| $15: 12$ | RO | 0 | Reserved |
| $11: 0$ | RW | 0 | Horizontal Starting Line (CCIR601 only). (Unit: Line) |

Offset Address: 31B-318h
Active Video Vertical Range
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | RO | 0 | Reserved |
| $27: 16$ | RW | 0 | Vertical Ending Line (CCIR601 only). (Unit: Line) |
| $15: 11$ | RO | 0 | Reserved |
| $10: 0$ | RW | 0 | Vertical Starting Line (CCIR601 only). (Unit: Line) |

Offset Address: 31F-31Ch
Active Video Scaling Control
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 28$ | RO | 0 | Reserved |
| 26 | RW | 0 | Vertical Minify Enable <br> 0: Disable <br> 1: Enable |
| $25: 16$ | RW | 0 | Vertical Minify Factor |
| $15: 12$ | RO | 0 | Reserved |
| 11 | RW | 0 | Horizontal Minify Enable <br> $0:$ Disable <br> $1:$ Enable |
| $10: 0$ | RW | 0 | Horizontal Minify Factor |

Offset Address: 323-320h
VBI Data Horizontal Range
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 28$ | RO | 0 | Reserved |
| $27: 16$ | RW | 0 | Horizontal Ending Line (Unit: Line) |
| $15: 12$ | RO | 0 | Reserved |
| $11: 0$ | RW | 0 | Horizontal Starting Line (Unit: Line) |

Offset Address: 327-324h
VBI Data Vertical Range
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | Vertical Ending Line (Unit: Line) |
| $15: 11$ | RO | 0 | Reserved |
| $10: 0$ | RW | 0 | Vertical Starting Line (Unit: Line) |

Offset Address: 32B-328h
First VBI Buffer Starting Address
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| 31 | RW | 0 | VBI Data Enable <br> 0: Disable <br> 1: Enable |
| 30 | RW | 0 | VBI Mode Select <br> 0: Range depend on SAV/EAV <br> 1: Capture by specify range (define by register 320h, 324h) <br> If VIP enable (Rx310[3]=1), this bit setting would be ignored, capture VBI data defined as VIP spec. |
| 29 | RO | 0 | Reserved |

Technologies, Inc. we connect

Offset Address: 32F-32Ch
VBI Buffer Stride
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 14$ | RO | 0 | Reserved |
| 13 | RW | 0 | VBI Data Placement Method <br> 0: Linear, no stride needed <br> 1: With stride |
| $12: 4$ | RW | 0 | VBI Buffer Stride (Unit: 16 bytes) |
| $3: 0$ | RO | 0 | Reserved |

Offset Address: 333-330h
Ancillary Data Count Setting
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 15$ | RO | 0 | Reserved |
| 14 | RW | 0 | Ancillary Data Type <br> $0:$ Type2 - <br> $00-F F-F F-D I D-S D I D-N N-. . . . . . . .-C h e c k S u m B y t e-F i l l B y t e s . ~ T o t a l ~ c a p t u r e d ~ d a t a ~ a r e ~(8 B y t e s ~+~ N N * 4 B y t e s) . ~$ |
| 13 | RW | 0 | $1:$ Type1 - <br> 00-FF-FF-DID-DBN-NN-.........-CheckSumByte-FillBytes. Total captured data are (8Bytes + (DBN+NN)*4Bytes). |
| 12 | RW Ancillary Data Enable |  |  |
| $0:$ Disable |  |  |  |
| $1:$ Enable |  |  |  |$\quad$| Ancillary Data Count Reference Select |
| :--- |
| $0:$ By header decoder |
| $1:$ By register (define by Rx330[11:0]). |

## Offset Address: 337-334h

Maximum Data Count of Active Video
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 26$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | Maximum Active Video Line Count In A Field (Unit: Line) <br> If TS enable, it defines as the maximum TS data count of a packet (Unit: Byte) |
| $15: 9$ | RO | 0 | Reserved |
| 8:0 | RW | 0 | Maximum Active Video QW Count In A Line (Unit: 8 bytes) |

## Offset Address: 33B-338h

Maximum Data Count of VBI or ANC
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 26$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | Maximum VBI or ANC Line Count In A Field (Unit: Line) |
| $15: 9$ | RO | 0 | Reserved |
| 8:0 | RW | 0 | Maximum VBI or ANC QW Count In A Line (Unit: 8 bytes) |

Offset Address: 33F-33Ch
Capture Data Count
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | Current Active Video Line Counter (Unit: Line) |
| $15: 13$ | RO | 0 | Reserved |
| $12: 0$ | RW | 0 | VBI or ANC Data Length That Has Been Captured (Unit: 8 bytes) |

Offset Address: 343-340h
First Active Video Frame Buffer Starting Address
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 29$ | RO | 0 | Description |
| $28: 4$ | RW | 0 | Active Video Frame Buffer 0 Starting Address (Unit: 16 bytes) <br> If TS is enabled, it defines as frame buffer 0 starting address for TS data. |
| $3: 2$ | RO | 0 | Reserved |
| $1: 0$ | RW | 00b | Buffer Selection <br> 00: S.L <br> 01: S.F <br> 10: S.M <br> 11: L.L |

Offset Address: 347-344h
Second Active Video Frame Buffer Starting Address
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 29$ | RO | 0 | Reserved |
| $28: 4$ | RW | 0 | Active Video Frame Buffer 1 Starting Address (Unit: 16 bytes) <br> If TS is enabled, it defines as frame buffer 1 starting address for TS data. |
| $3: 2$ | RO | 0 | Reserved |
| $1: 0$ | RW | 00 b | Buffer Selection <br> 00: S.L <br> 01: S.F <br> 10: S.M <br> 11: L.L |

Offset Address: 34B-348h
Third Active Video Frame Buffer Starting Address
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 29$ | RO | 0 | Description |
| $28: 4$ | RW | 0 | Active Video Frame Buffer 2 Starting Address (Unit: 16 bytes) <br> If TS is enabled, it defines as frame buffer 2 starting address for TS data. |
| $3: 2$ | RO | 0 | Reserved |
| $1: 0$ | RW | 00 b | Buffer Selection <br> 00: S.L <br> 01: S.F <br> 10: S.M <br> 11: L.L |

## Offset Address: 34F-34Ch

Second VBI Buffer Starting Address
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 29$ | RO | 0 | Reserved |
| $28: 4$ | RW | 0 | VBI or ANC Buffer 1 Starting Address (Unit: 16 bytes) |
| $3: 2$ | RO | 0 | Reserved |
| $1: 0$ | RW | 00 b | Buffer Selection <br> 00: S.L <br> 01: S.F <br> 10: S.M <br> 11: L.L |

Offset Address: 353-350h
Stride of Active Video Buffer \& Coring Function Control
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 24$ | RO | 0 | Reserved |
| 23 | RW | 0 | Coring Function Enable |
| $22: 16$ | RW | 0 | Coring Function Compare Data (CCD) <br> If coring function enable (Rx350[23]) and (-(CCD +1$)<=\mathrm{U}, \mathrm{V}<=\mathrm{CCD})$, then all of these U and V will be truncated to zero) |
| $15: 13$ | RO | 0 | Reserved |
| $12: 4$ | RW | 0 | Stride of Active Video Buffer (Unit: 8 bytes) |
| $3: 0$ | RO | 0 | Reserved |

## Offset Address: 357-354h

TS Buffer 0 Error Packet Indicator
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| 31 | RO | 0 | Last Error Packet Indicator <br> 0: Less than one error packet in this buffer, defined at bits [15:0] <br> 1: More than two error packets, the last error packet ID defined at bits [30:16] |
| $30: 16$ | RO | 0 | Last Error Packet ID |
| 15 | RO | 0 | First Error Packet Indicator <br> 0: No error packet in this buffer <br> 1: More than one error packet, the first error packet ID defined at bits [14:0] |
| $14: 0$ | RO | 0 | First Error Packet ID |

Offset Address: 35B-358h
TS Buffer 1 Error Packet Indicator
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| 31 | RO | 0 | Last Error Packet Indicator <br> 0: Less than one error packet in this buffer, defined at bits [15:0] <br> 1: More than two error packets, the last error packet ID defined at bits [30:16] |
| $30: 16$ | RO | 0 | Last Error Packet ID |
| 15 | RO | 0 | First Error Packet Indicator <br> 0: No error packet in this buffer <br> 1: More than one error packet, the first error packet ID defined at bits [14:0] |
| $14: 0$ | RO | 0 | First Error Packet ID |

Offset Address: 35F-35Ch
TS Buffer 2 Error Packet Indicator
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| 31 | RO | 0 | Last Error Packet Indicator <br> 0: Less than one error packet in this buffer, defined at bits [15:0] <br> 1: More than two error packets, the last error packet ID defined at bits [30:16] |
| $30: 16$ | RO | 0 | Last Error Packet ID |
| 15 | RO | 0 | First Error Packet Indicator <br> 0: No error packet in this buffer <br> 1: More than one error packet, the first error packet ID defined at bits [14:0] |
| $14: 0$ | RO | 0 | First Error Packet ID |

Note:
Capture supports 2 input interface; therefore, an additional register space is provided to match the above registers definition.
Writing a register to this space, it will write to the second Capture Engine.
The relationship between the additional register space and original register space is
$($ The additional register address $)=($ The original register address $)+16$ 'h1000 .

## HQV Engine Register Descriptions (380-3FFh)

Offset Address: 383-380h
HQV Source Data Offset Control 1
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | Horizontal Offset of Start Point for Video Location In Destination Picture <br> Unit: pixel (2P) <br> Either video or sub-picture destination data horizontal offset of start point should be set to zero. |
| $15: 11$ | RO | 0 | Reserved |

Offset Address: 387-384h
HQV Source Data Offset Control 2
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | Horizontal Offset of Start Point for Sub-picture Location In Destination Picture <br> Unit: pixel (2P) <br> Either video or sub-picture destination data horizontal offset of start point should be set to zero. |
| $15: 11$ | RO | 0 | Reserved |$\quad$| Vertical Offset of Start Point for Sub-picture Location In Destination Picture |
| :--- |
| Unit: line (2P) |
| Either video or sub-picture destination data vertical offset of start point should be set to zero. |

Offset Address: 38B-388h
HQV Source Data Offset Control 3
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | Horizontal Offset of End Point for Video Location In Destination Picture <br> Unit: pixel (2P) |
| $15: 11$ | RO | 0 | Reserved |$\quad$| Vertical Offset of End Point for Video Location In Destination Picture |
| :--- |
| Unit: line (2P) |

## Offset Address: 38F-38Ch

HQV Source Data Offset Control 4
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | Horizontal Offset of End Point for Sub-picture Location In Destination Picture <br> Unit: byte (2P) |
| $15: 11$ | RO | 0 | Reserved |$\quad$| Vertical Offset of End Point for Sub-picture Location In Destination Picture |
| :--- |
| Unit: line (2P) |

Offset Address: 393-390h
HQV Parameters of Hardware Tuning Performance / Quality
Default Value: 4664 8688h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RO | 0 | Reserved |
| $30: 28$ | RW | 100 b | Threshold of Inter-Field Complexity for Pull Down Detection (x4) <br> Calculate the difference between current \& previous field. |
| 27 | RO | 0 | Reserved |

VX900 Series Chrome9 HD Open Graphics Programming Manual

Offset Address: 397-394h
HQV Extended Control
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 8$ | RO | 0 | Reserved |
| 7 | RW | 0 | Color Adjustment Enable <br> 0: Disable <br> 1: Enable |
| 6 | RW | 0 | Bob De-interlacing Method <br> 0: Line average <br> 1: Line duplication (for TV output) |
| 5 | RW | 0 | YUV Output Format Control (2P) <br> $0:$ YUV422 out <br> $1:$ YUV444 out <br> This bit is effective when (H or V scaling size) $<(1 / 2$ H or V original) size. For the other cases, it just uses YUV422 out |
| 4 | RW | 0 | Color Space Conversion Method <br> $0:$ BT601 <br> $1:$ BT709 |
| 3 | RW | 0 | Color Format Convert Method (from YUV420 $\rightarrow$ YUV422) <br> $0: 4-$ tap interpolation <br> $1:$ Method 1 (-1 9 9 -1). |
| $2: 1$ | RW | $00 b$ | Color Format Convert Method (from YUV422 $\rightarrow$ YUV444) <br> $00:$ Method 1 (WMV9 and H.264) <br> $01:$ Reserved <br> $1 x:$ Method 3 (-1 9 9 -1) |
| 0 | RW | 0 | Color Format Convert Method (from YUV444 $\rightarrow$ YUV422) <br> $0:$ Method 1 (1 1) <br> $1:$ Method 2 (Drop) <br> This bit is effective as (no scaling) or (scaling size) $>$ (1/2 original size). For the other cases, it just uses method 2. |

Offset Address: 39B-398h
HQV Static Record Frame Buffer Starting Address
Default Value: 0000 0000h

| Bit | Attribute | Default |  | Description |
| :---: | :---: | :---: | :--- | :--- |
| $31: 29$ | RO | 0 | Reserved |  |
| $28: 4$ | RW | 0 | Static Record Frame Buffer Starting Address <br> Unit: 16 bytes |  |
| $3: 2$ | RO | 0 | Reserved |  |
| $1: 0$ | RW | 0 | Memory Location |  |

Offset Address: 39F-39Ch
HQV Static Record Frame Buffer Stride
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 14$ | RO | 0 | Reserved |
| $9: 4$ | RW | 0 | Static Record Frame Buffer Stride <br> Unit: 16 bytes |
| $3: 0$ | RO | 0 | Reserved |

## Offset Address: 3A3-3A0h

HQV Color Adjustment Control 1
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | RO | 0 | Reserved |
| $29: 20$ | RW | 0 | Coefficient C1(s[28:27].[26:20]) (2p) |
| $19: 10$ | RW | 0 | Coefficient B1(s[18:17].[16:10]) (2p) |
| $9: 0$ | RW | 0 | Coefficient A1(s[8:7].[6:0])(2p) |

Note: $\mathrm{Y}^{\prime}\left(\mathrm{R}^{\prime}\right)=\mathrm{A} 1^{*} \mathrm{Y}(\mathrm{R})+\mathrm{B} 1^{*} \mathrm{Cb}(\mathrm{G})+\mathrm{C} 1^{*} \mathrm{Cr}(\mathrm{B})+\mathrm{D} 1$

Offset Address: 3A7-3A4h
HQV Color Adjustment Control 2
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | RO | 0 | Reserved |
| $29: 20$ | RW | 0 | Coefficient C2(s[28:27].[26:20]) (2p) |
| $19: 10$ | RW | 0 | Coefficient B2(s[18:17].[16:10]) $(2 \mathrm{p})$ |
| $9: 0$ | RW | 0 | Coefficient A2(s[8:7].[6:0]) $(2 \mathrm{p})$ |

Note: $\mathrm{Cb}^{\prime}\left(\mathrm{G}^{\prime}\right)=\mathrm{A} 2^{*} \mathrm{Y}(\mathrm{R})+\mathrm{B} 2 * \mathrm{Cb}(\mathrm{G})+\mathrm{C} 2 * \mathrm{Cr}(\mathrm{B})+\mathrm{D} 2$

Offset Address: 3AB-3A8h
HQV Color Adjustment Control 3
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | RO | 0 | Reserved |
| $29: 20$ | RW | 0 | Coefficient C3(s[28:27].[26:20]) (2p) |
| $19: 10$ | RW | 0 | Coefficient B3(s[18:17].[16:10]) (2p) |
| $9: 0$ | RW | 0 | Coefficient A3(s[8:7].[6:0]) (2p) |

Note: $\mathrm{Cr}^{\prime}\left(\mathrm{B}^{\prime}\right)=\mathrm{A} 3^{*} \mathrm{Y}(\mathrm{R})+\mathrm{B} 3^{*} \mathrm{Cb}(\mathrm{G})+\mathrm{C} 3^{*} \mathrm{Cr}(\mathrm{B})+\mathrm{D} 3$

Offset Address: 3AF-3ACh
HQV Color Adjustment Control 4
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | RO | 0 | Reserved |
| $29: 20$ | RW | 0 | Coefficient D3(s[28:21].[20]) (2p) |
| $19: 10$ | RW | 0 | Coefficient D2(s[18:11].[10]) (2p) |
| $9: 0$ | RW | 0 | Coefficient D1(s[8:1].[0]) (2p) |

Offset Address: 3B3-3B0h
HQV Horizontal Scale Control
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RW | 0 | Horizontal Scale Enable <br> $1:$ Enable (2p) |
| 30 | RO | 0 | Description |
| $29: 28$ | RW | 00 b | Horizontal Scale Function (2P) <br> $00:$ Scale up <br> $01: 1 \sim 1 / 4$ <br> $10: 1 / 4 \sim 1 / 8^{+}$ <br>  |
|  |  | $11:<1 / 8$ |  |
| $27: 15$ | RO | 0 | Reserved |
| $14: 0$ | RW | 0 | Horizontal Scale Factor [14:12].[11:0] (2p) |

Note: Scale factor:

1. Scale up: source/destination
2. 1~1/4: source/(destination+0.5)
3. $1 / 4^{\sim} \sim 1 / 8^{+}$: source/destination.
4. <1/8: destination/source

Offset Address: 3B7-3B4h
HQV Vertical Scale Control
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RW | 0 | Vertical Scale Enable <br> 1: Enable (2p) |
| $30: 29$ | RO | 0 | Rescription |
| 28 | RW | 0 | Vertical Scale Function (2p) <br> 0: Scale up. <br> 1: Scale down |
| $27: 17$ | RO | 0 | Reserved |
| $16: 0$ | RW | 0 | Vertical Scale Factor [16:12].[11:0] (2p) |

Note: Scale factor

1. Scale up: source/destination;
2. Scale down: source/(destination +0.5 )

PS:
For all scaling calculation, the final results should be rounded to the nearest integer(round off).
For bi-linear factor, please use 6 binary fraction of factor (need be rounded to the nearest $6^{\text {th }}$ fraction) to do the calculation.

Offset Address: 3BB-3B8h
HQV Default Video Color
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | RO | 0 | Reserved |
| $29: 20$ | RW | 0 | Luma(Y) or Red Color Value |
| $19: 10$ | RW | 0 | Chroma(Cb) or Green Color Value |
| 9:0 | RW | 0 | Chroma(Cr) or Blue Color Value |

## Offset Address: 3BF-3BCh

HQV De-blocking Factor
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 20$ | RO | 0 | Reserved |
| $19: 18$ | RO | 0 | HQV Current Process Destination Buffer ID |
| 17 | RW | 0 | HQV Output Field <br> 1: Bottom field |
| 16 | RW | 0 | HQV Current Process Field <br> 1: Bottom field |
| $15: 0$ | RO | 0 | Reserved |

Offset Address: 3C3-3C0h
HQV Sub-picture Frame Buffer Stride and Control
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 24$ | RW | 0 | MC Flipping Count <br> For MC flip to HQV path: Read only <br> For SW flip path: R/W <br> HQV update read out register data at the beginning of HQV processing a frame. |
| $23: 20$ | RO | 0 | Reserved |
| 19 | RW | 0 | Sub-picture Format <br> 0: AI44 or IA44 <br> 1: AYUV (MSB A(8)-Y(8)-U(8)-V(8) LSB) |
| 18 | RW | 0 | Inverse Alpha Value in AI44 Mode <br> 1: Inverse (One's Complement) |
| 17 | RW | 0 | Alpha, Index Exchange in AI44 Mode <br> 0: AI44 <br> 1: IA44 |
| 16 | RW | 0 | HQV Sub-picture Enable <br> 0: Disable <br> 1: Enable <br> Only active at HQV source format is YUV. |
| $15: 14$ | RO | 0 | Reserved |
| $13: 4$ | RW | 0 | Subpicture Frame Buffer Stride <br> Unit: 16 bytes |
| $3: 0$ | RO | 0 | Reserved |

Offset Address: 3C7-3C4h
HQV Sub-picture Frame Buffer Starting Address
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 29$ | RO | 0 | Reserved |
| $28: 4$ | RW | 0 | Sub-picture Frame Buffer Starting Address (Unit: 16 bytes) |
| $3: 2$ | RO | 0 | Reserved |
| $1: 0$ | RW | 0 | Memory Location |

Offset Address: 3CB-3C8h
HQV Sub-picture 4x16 RAM Table Write Control
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 8$ | RW | 0 | RAM Table Write Data <br> V: Bits [31:24] <br> U: Bits [23:16] <br> Y: Bits [15:8] |
| $7: 4$ | RW | 0 | RAM Table Read / Write Address <br> Indicate which entry of palette table will be written or read. Palette table contains 16 entries of palette data. (HQV3C8[7:4] $=$ <br> 0x0000 ~ HQV3C8[7:4] = 0x1111) <br> Need to program HQV3C8[31:8] and HQV3C8[7:4] 16 times to fill the subpicture palette table. |
| 3 | RO | 0 | Reserved |
| 2 | RW | 0 | V Write Enable <br> 0: Disable <br> 1: Enable |
| 1 | RW | 0 | U Write Enable <br> 0: Disable <br> 1: Enable |
| 0 | RW | 0 | Y Write Enable <br> 0: Disable <br> 1: Enable |

Offset Address: 3D3-3D0h
HQV Stream Control and Status
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 31:28 | RW | 0 | Video Data Stream Format [3:0] <br> 0000: RGB32 - (X8R8G8B8) <br> 0001: RGB32 - (X2R10G10B10) <br> 0010: RGB16 - (R5G6B5) <br> 0011: RGB15 - (X1R5G5B5) <br> 0100: YUV444 - (X8Y8U8V8) <br> 0101: V410 - (V10Y10U10X2) <br> 1000: YUV422 - (V8Y $\left.{ }_{1} 8 \mathrm{US}_{0} 8\right)$ <br> 1100: YUV420 - (NV12; planar mode) <br> Others:reserved |
| 27 | RW | 0 | High Quality Video Enable <br> 0: Disable <br> 1: Enable |
| 26 | RW | 0 | Buffer Mode <br> 0: Double destination buffers <br> 1: Triple destination buffers |
| 25:24 | RW | 00b | Video Stream Source [1:0] <br> 00: SW <br> 01: Reserved <br> 10: Capture 0 <br> 11: Capture 1 |
| 23 | RW | 0 | Advanced De-interlace Mode Enable Reference more than one field. |
| 22 | RW | 0 | Vertical Low Pass Filter Enable 0: Disable <br> 1: Enable |
| 21 | RO | 0 | Reserved |
| 20 | RW | 0 | Planar Mode Chrominance Source Data Format 0 : Source Chrominance is saved by frame picture <br> 1: Source Chrominance is saved by field picture |
| 19 | RW | 0 | Inverse Input Field <br> 1: Inversed |
| 18 | RW | 0 | Frame To Field <br> 1: Frame base source, extract a field from a frame. |
| 17 | RW | 0 | Field To Frame <br> 1: Field source, de-interlace to progressive frame. |
| 16 | RO | 0 | Reserved |
| 15 | RW | 0 | Sub-Picture Flip <br> Software writes 1 to this bit indicates a new sub-picture need to blend. <br> After blending completes, hardware clears it to 0 . Software can read this bit to check the status if hardware completes blending. |
| 14:13 | RO | 0 | Reserved |
| 12 | RO | 0 | HQV Flip FIFO Full Status <br> The FIFO depth defined in Rx3F8 [17:16] |
| 11 | RO | 0 | Reserved |
| 10:8 | RO | 0 | State Machine Status of HQV Flip Module |
| 7 | RW | 0 | HQV Interrupt Enable <br> 0: Disable HQV interrupt. <br> 1: HQV send interrupt signal after done a frame. Relative setting: Rx3D0[0]. |
| 6 | RW | 0 | Single Destination Buffer <br> 1: Single buffer used Rx3D0[26] would be ignored. |
| 5 | RW | 0 | Field of Software Source Input <br> 0: Top <br> 1: Bottom |
| 4 | RW | 0 | Software Source Flip <br> Software writes 1 to flip a image to HQV. (Rx3D0[25:24] should be 00b) <br> After processing completes, hardware clears it to 0 . Software reads this bit to check flip status. |
| 3 | RO | 0 | HQV Engine Idle State <br> 1: Idle |
| 2:1 | RO | 0 | HQV Output Buffer ID HQV destination buffer ID |
| 0 | RW | 0 | HQV End of Frame Status <br> 1:HQV has been output an image. (Software writes 1 to clear this bit) <br> After HQV done an image, this bit will be pulled high, and it will be pulled down only whent software writes 1b to it. |

Offset Address: 3D7-3D4h
HQV SW Source Data - Luma or Packed Starting Address
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RO | 0 | Reserved |
| $30: 29$ | RO | 0 | Reserved |
| $28: 4$ | RW | 0 | SW Source Data Y or Packed Mode Starting Address (Unit: 16 bytes) |
| $3: 2$ | RO | 0 | Reserved |
| $1: 0$ | RW | 0 | Memory Location |

Offset Address: 3DB-3D8h
HQV SW Source Data - Chroma Starting Address
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 29$ | RO | 0 | Reserved |
| $28: 4$ | RW | 0 | SW Source Buffer U, V Starting Addresses (Unit: 16 bytes) |
| $3: 2$ | RO | 0 | Reserved |
| $1: 0$ | RW | 0 | Memory Location |

Offset Address: 3DF-3DCh
HQV Linear / Tile Address Mode, Color Space Conversion, Gamma, De-blocking Control Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 31:30 | RW | 00b | Linear / Tile Address Mode Control <br> (Tile address only enable at source data from MC, 3D0[25:24]=01) <br> 00: Linear <br> 01: Reserved <br> 10: 256 bits tile mode $\left(\mathrm{Addr}=\mathrm{SA}+\left(\mathrm{Y}[10: 4] * \mathrm{PTH}^{*} 16\right)+\{\mathrm{X}[6: 1], \mathrm{Y}[3: 0], \mathrm{X}[0]\}\right)$ <br> 11: 512 bits tile mode $\left(\mathrm{Addr}=\mathrm{SA}+\left(\mathrm{Y}[10: 4] * \mathrm{PTH}^{*} 16\right)+\{\mathrm{X}[6: 2], \mathrm{Y}[3: 0], \mathrm{X}[1: 0]\}\right)$. <br> Where unit of X is 128 -bit; unit of Y is line. |
| 29 | RW | 0 | HQV Output Data Pack In 32-bits Mode. <br> 0:16 bits (RGB565). <br> 1:32 bits (RGB888) <br> Only valid when the source is YUV and color space conversion is enabled. |
| 28 | RW | 0 | Color Space Conversion Enable <br> 0: Disable <br> 1: Enable |
| 27 | RW | 0 | De-blocking Enable |
| 26:25 | RO | 0 | Reserved |
| 24:20 | RW | 0 | HQV Output FIFO Threshold for Write Request Control (Unit: level) HQV output FIFO has 64 levels, once the data in output FIFO touch the threshold (32+3DC.[24:20]), the write request would be triggered. |
| 19:16 | RO | 0 | Reserved |
| 15 | RW | 0 | Constant Alpha of RGB32 Format <br> 0 : Alpha $=00$ <br> 1: Alpha = FF |
| 14 | RW | 0 | Enable Synchronization Flipping Field with Interlaced IGA <br> 1: Enable |
| 13 | RW | 0 | IGA Field Inverse <br> 1: Inverse |
| 12:11 | RO | 0 | Reserved |
| 10:0 | RW | 0 | Image Size / 1024 Pull-down detection use. |

Offset Address: 3E3-3E0h
HQV Source Data Line Count and Fetch Count Per Line
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 29$ | RO | 0 | Reserved |
| $28: 16$ | RW | 0 | Video Source Data Fetch Count Per Line (-1) <br> Unit: Bytes |
| $15: 11$ | RO | 0 | Reserved |
| $10: 0$ | RW | 0 | Video Source Data Line Number (-1) <br> Unit: Line |

Offset Address: 3E7-3E4h
HQV Motion Adaptive De-interlace Control \& Threshold
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RW | 0 | 2:2 Pull Down Sequence Detection Enable <br> $0:$ Disable <br> $1:$ Enable <br> Relative setting: Rx3DC[10:0] |
| $30: 28$ | RO | 0 | Reerved |
| 27 | RW | 0 | 3:2 Pull Down Sequence Detection Enable <br> $0:$ Disable <br> $1:$ Enable <br> Relative setting: Rx3DC[10:0] |
| $26: 25$ | RO | 0 | Reerved |
| 24 | RW | 0 | 2:3:3:2 Pull Down Sequence Detection Enable <br> $0:$ Disable <br> $1:$ Enable <br> Relative setting: Rx3DC[10:0] |
| $23: 13$ | RO | 0 | Reserved |
| $12: 8$ | RW | 0 | Motion Detection Enable |
| 7 | RO | 0 | 2:2 Pull Down Detection Status |
| 6 | RO | 0 | 3:2 Pull Down Detection Status |
| 5 | RO | 0 | 2:3:3:2 Pull Down Detection Status |
| $4: 1$ | RO | 0 | Reserved |
| 0 | RW | 0 | Edge Detection Enable <br> $0:$ Disable <br> $1:$ Enable |

## Offset Address: 3EF-3ECh

HQV Destination Frame Buffer Starting Address 0
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| 31 | RW | 0 | HQV Output Data Pack In 32 Bits xRGB2-10-10-10 Format After HQV's Color Space Conversion <br> 1: Enable <br> Note: Only one of \{Rx3EC[31], Rx3DC[29]\} can be set to 1. |
| 30 | RW | 0 | Enable Output In Tile Mode <br> 1:Enable. <br> Addr = ST_ADDR[28:4] + Y[10:3]* $\{\mathrm{PITCH}[10: 0], ~ 3 ’ b 0\} ~+~\{X[10: 1], ~ Y[2: 0], ~ X[0]\} ~$ |
| 29 | RO | 0 | Reserved |
| $28: 4$ | RW | 0 | Destination Frame Buffer Starting Address 0 <br> Unit: 16 bytes |
| $3: 2$ | RO | 0 | Reserved |
| $1: 0$ | RW | 0 | Memory Location |

VX900 Series Chrome9 HD Open Graphics Programming Manual

Offset Address: 3F3-3F0h
HQV Destination Frame Buffer Starting Address 1
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 29$ | RO | 0 | Reserved |
| $28: 4$ | RW | 0 | Destination Frane Buffer Starting Address 1 <br> Unit: 16 bytes |
| $3: 2$ | RO | 0 | Reserved |
| $1: 0$ | RW | 0 | Memory Location |

Offset Address: 3F7-3F4h
HQV Destination Frame Buffer Stride
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 14$ | RO | 0 | Reserved |
| $13: 4$ | RW | 0 | Destination Frame Buffer Stride (2P) <br> Unit: 16 bytes |
| $3: 0$ | RO | 0 | Reserved |

## Offset Address: 3FB-3F8h <br> HQV Source Frame Buffer Stride

Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 31 | RW | 0 | Load Starting Address Rx3D4[25:4], Rx3D8[25:4] for Advanced De-interlacing <br> 0 : Not used. Hardware keep starting address <br> 1: Load starting address to current field <br> Note: Command sequence <br> Step1: Write Rx3D4, Rx3D8 <br> Step2: Write Rx3F8; new address to PN <br> Step3: Write Rx3D4, Rx3D8 <br> Step4: Write Rx3F8; PN to PC; new address to PN <br> Step5: Write Rx3D4, Rx3D8 <br> Step6: Write Rx3F8; PC to PP; PN to PC; new address to PN |
| 30 | RW | 0 | SJN Reset <br> 1: Reset static judgment number |
| 29 | RW | 0 | Pull Down Detection Low-Threshold Value For fixing bug: Spare register. |
| 28 | RW | 0 | Pull Down Detection Error Sequence Check One Time |
| 27:26 | RW | 0 | For Fixing Bug: Spare Register |
| 25 | RW | 0 | Not Check Size <br> 0: Check size <br> 1: Not check size |
| 24:21 | RW | 0 | For Fixing Bug. Spare Register |
| 20 | RW | 0 | Software Flip Queue Enable <br> 0: Pull Rx3D0[4] low at frame done. <br> 1: Pull Rx3D0[4] low at beginning of processing frame |
| 19 | RW | 0 | Read Debugging Register |
| 18 | RO | 0 | Reserved |
| 17:16 | RW | 00b | FIFO Depth of HQV Flip Control Engine <br> For hardware flip only. Rx3D0[25:24] ! = 00b. <br> Only supports 2 stages FIFO queuing hardware flipping. <br> 00: Pull "FIFO full status Rx3D0[12]" high, while both two stage are queuing. Drop current processing frame while both two stage are queuing. <br> 01: Pull "FIFO full status Rx3D0[12]" high, while one stage is queuing. <br> Drop current processing frame while both two stage are queuing. <br> 10: Pull "FIFO full status Rx3D0[12]" high, while both two stage are queuing. Never drop current processing frame. <br> 11: Pull "FIFO full status Rx3D0[12]" high, while one stage is queuing. Never drop current processing frame. |
| 15:14 | RO | 0 | Reserved |
| 13:4 | RW | 0 | Source Frame Buffer Stride (Unit: 16 bytes) |
| 3:0 | RO | 0 | Reserved |

Offset Address: 3FF-3FCh
HQV Destination Data Starting Address 2
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 29$ | RO | 0 | Reserved |
| $28: 4$ | RW | 0 | Destination Data Starting Address 2 <br> Unit: 16 bytes |
| $3: 2$ | RO | 0 | Reserved |
| $1: 0$ | RW | 0 | Memory Location |

Note: HQV supports 2 Video Streams; therefore, an additional register space is provided to match the above registers definition. Writing a register to this space, it will write to the second HQV, which output to V3 and source is from the second MC engine.

The relationship between the additional register space and the original register space is
$($ The additional register address $)=($ The original register address $)+16^{\prime}$ h1000 .

Technologies, Inc. we connect

## HQV REGISTERS

This document provides detailed HQV register summary table. Register descriptions on high quality video registers are followed in the sequent sections.

## HQV Register Summary

These HQV register tables document the I/O port, I/O index and attribute ("Attribute") for each register.
Table 4. High Quality Video Registers

| Offset (Hex) | Register Name | Attribute |
| :---: | :---: | :---: |
| First HQV (High Quality Video) Engine Registers |  |  |
| 373-370 | HQV Video Start Point Offset Control in Source | RW |
| 377-374 | HQV Sub-picture Start Point Offset Control in Source | RW |
| 37B-378 | HQV Video End Point Offset Control in Source | RW |
| 37F-37C | HQV Sub-picture End Point Offset Control in Source | RW |
| 383-380 | HQV Video Start Point Offset Control in Destination | RW |
| 387-384 | HQV Sub-picture Start Point Offset Control in Destination | RW |
| 38B-388 | HQV Video End Point Offset Control in Destination | RW |
| 38F-38C | HQV Sub-picture End Point Offset Control in Destination | RW |
| 393-390 | HQV Parameters of Hardware Tuning Performance/Quality | RW |
| 397-394 | HQV Extended Control | RW |
| 39B-398 | HQV Static Record Frame Buffer Starting Address | RW |
| 39F-39C | HQV Static Record Frame Buffer Stride | RW |
| 3A3-3A0 | HQV Color Adjustment Control | RW |
| 3A7-3A4 | HQV Sharpness Control and Decoder Handshake Control | RW |
| 3AB-3A8 | HQV SW Macro Set Valid Table 0 | RW |
| 3AF-3AC | HQV SW Macro Set Valid Table 1 | RW |
| 3B3-3B0 | HQV Video Horizontal Scale Control | RW |
| 3B7-3B4 | HQV Video Vertical Scale Control | RW |
| 3BB-3B8 | HQV Background Color | RW |
| 3BF-3BC | HQV Segment Residue Pixel Frame Buffer Starting Address | RW |
| 3C3-3C0 | HQV Sub-picture Frame Buffer Stride and Control | RW |
| 3C7-3C4 | HQV Sub-picture Frame Buffer Starting Address | RW |
| 3CB-3C8 | HQV Sub-picture $4 \times 16$ RAM Table Write Control | RW |
| 3CF-3CC | HQV Background Offset | RW |
| 3D3-3D0 | HQV Stream Control and Status | RW |
| 3D7-3D4 | HQV SW Source Buffer -Luma or Packed Starting Address | RW |
| 3DB-3D8 | HQV SW Source Buffer - Chroma Starting Address | RW |
| 3DF-3DC | HQV Linear/Tile Address Mode, Color Space Conversion, Gamma and De-blocking Control | RW |
| 3E3-3E0 | HQV Sub-picture Horizontal Scale Control | RW |
| 3E7-3E4 | HQV Motion Adaptive De-interlace Control \& Threshold | RW |
| 3EB-3E8 | HQV Sub-picture Vertical Scale Control | RW |
| 3EF-3EC | HQV Destination Frame Buffer Starting Address 0 | RW |
| 3F3-3F0 | HQV Destination Frame Buffer Starting Address 1 | RW |
| 3F7-3F4 | HQV Destination Frame Buffer Stride | RW |
| 3FB-3F8 | HQV Source Frame Buffer Stride | RW |
| 3FF-3FC | HQV Destination Frame Buffer Starting Address 2 | RW |
| Second HQV Engine Registers (Refer to Rx370-3FC register descriptions for detail.) |  |  |
| 1373-1370 | HQV Video Start point Offset Control in Source | RW |
| 1377-1374 | HQV Sub-picture Start point Offset Control in Source | RW |
| 137B-1378 | HQV Video End point Offset Control in Source | RW |

Technologies, Inc. we connect

VX900 Series Chrome9 HD Open Graphics Programming Manual

| Offset (Hex) | Register Name | Attribute |
| :---: | :---: | :---: |
| 137F-137C | HQV Sub-picture End point Offset Control in Source | RW |
| 1383-1380 | HQV Video Start point Offset Control in Destination | RW |
| 1387-1384 | HQV Sub-picture Start point Offset Control in Destination | RW |
| 138B-1388 | HQV Video End point Offset Control in Destination | RW |
| 138F-138C | HQV Sub-picture End point Offset Control in Destination | RW |
| 1393-1390 | HQV Parameters of Hardware Tuning Performance/Quality | RW |
| 1397-1394 | HQV Extended Control | RW |
| 139B-1398 | HQV Static Record Frame Buffer Starting Address | RW |
| 139F-139C | HQV Static Record Frame Buffer Stride | RW |
| 13A3-13A0 | HQV Color Adjustment Control | RW |
| 13A7-13A4 | HQV Sharpness Control | RW |
| 13AB-13A8 | HQV Decoder Handshake Control | RW |
| 13AF-13AC | HQV Reserved | RO |
| 13B3-13B0 | HQV Video Horizontal Scale Control | RW |
| 13B7-13B4 | HQV Video Vertical Scale Control | RW |
| 13BB-13B8 | HQV Background Color | RW |
| 13BF-13BC | HQV Segment Residue Pixel Frame Buffer Starting Address | RW |
| 13C3-13C0 | HQV Sub-picture Frame Buffer Stride and Control | RW |
| 13C7-13C4 | HQV Sub-picture Frame Buffer Starting Address | RW |
| 13CB-13C8 | HQV Sub-picture $4 \times 16$ RAM Table Write Control | RW |
| 13CF-13CC | HQV Background Offset | RW |
| 13D3-13D0 | HQV Stream Control and Status | RW |
| 13D7-13D4 | HQV SW Source Buffer -Luma or Packed Starting Address | RW |
| 13DB-13D8 | HQV SW Source Buffer - Chroma Starting Address | RW |
| 13DF-13DC | HQV Linear/Tile Address Mode, Color Space Conversion, Gamma and De-blocking Control | RW |
| 13E3-13E0 | HQV Sub-picture Horizontal Scale Control | RW |
| 13E7-13E4 | HQV Motion Adaptive De-interlace Control \& Threshold | RW |
| 13EB-13E8 | HQV Sub-picture Vertical Scale Control | RW |
| 13EF-13EC | HQV Destination Frame Buffer Starting Address 0 | RW |
| 13F3-13F0 | HQV Destination Frame Buffer Starting Address 1 | RW |
| 13F7-13F4 | HQV Destination Frame Buffer Stride | RW |
| 13FB-13F8 | HQV Source Frame Buffer Stride | RW |
| 13FF-13FC | HQV Destination Frame Buffer Starting Address 2 | RW |

Note:1) Port Address: MB1 + Offset Address
MB1 is declared in the register with offset address 17h-14h in the PCI configuration space.
2) There is additional register space to match the above register definition. When write a register to this space, it will be sent to "command regulator" first and then pass to video display engine. However, register read will be same as the original action. The relationship between the additional register space and original register space is
$($ The additional register address $)=($ The original register address $)+16$ 'h2000

## HQV Engine Register Descriptions

The relationship between the additional register space and the original register space is: (The additional register address) = (The original register address) +16 'h1000 .

## HQV Engine Control (370-3FFh)

Offset Address: 373-370h
HQV Video Start Point Offset Control in Source
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Description |
| $26: 16$ | RW | 0 | Horizontal Offset of Start Point for Video Location in Source Picture <br> Unit: Pixel (2P) |
| $15: 11$ | RO | 0 | Reserved |
| $10: 0$ | RW | 0 | Vertical Offset of Start Point for Video Location in Source Picture <br> Unit: Pixel (2P) |

Offset Address: 377-374h
HQV Sub-picture Start Point Offset Control in Source
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | Horizontal Offset of Start Point for Sub-picture Location in Source Picture <br> Unit: Pixel (2P) |
| $15: 11$ | RO | 0 | Reserved |

Offset Address: 37B-378h
HQV Video End Point Offset Control in Source
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | Horizontal Offset of End Point for Video Location in Source Picture <br> Unit: Pixel (2P) |
| $15: 11$ | RO | 0 | Reserved |
| $10: 0$ | RW | 0 | Vertical Offset of End Point for Video Location in Source Picture <br> Unit: Pixel (2P) |

Technologies, Inc. we connect

Offset Address: 37F-37Ch
HQV Sub-picture End point Offset Control in Source
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | Horizontal Offset of End Point for Sub-picture Location in Source Picture <br> Unit: Pixel (2P) |
| $15: 11$ | RO | 0 | Reserved |
| $10: 0$ | RW | 0 | Vertical Offset of End Point for Sub-picture Location in Source Picture <br> Unit: Pixel (2P) |

Offset Address: 383-380h
HQV Video Start Point Offset Control in Destination
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | Horizontal Offset of Start Point for Video Location In Destination Picture <br> Unit: Pixel (2P) <br> Either video or sub-picture destination data horizontal offset of start point should be set to zero. |
| $15: 11$ | RO | 0 | Reserved |
| $10: 0$ | RW | 0 | Vertical Offset of Start Point for Video Location In Destination Picture <br> Unit: Line (2P) <br> Either video or sub-picture destination data vertical offset of start point should be set to zero. |

Offset Address: 387-384h
HQV Sub-picture Start Point Offset Control in Destination
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Rescription |
| $26: 16$ | RW | 0 | Horizontal Offset of Start Point for Sub-picture Location In Destination Picture <br> Unit: Pixel (2P) <br> Either video or sub-picture destination data horizontal offset of start point should be set to zero. |
| $15: 11$ | RO | 0 | Reserved |
| $10: 0$ | RW | 0 | Vertical Offset of Start Point for Sub-picture Location In Destination Picture <br> Unit: Line (2P) <br> Either video or sub-picture destination data vertical offset of start point should be set to zero. |

Offset Address: 38B-388h
HQV Video End Point Offset Control in Destination
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | Horizontal Offset of End Point for Video Location In Destination Picture <br> Unit: Pixel (2P) |
| $15: 11$ | RO | 0 | Reserved |
| $10: 0$ | RW | 0 | Vertical Offset of End Point for Video Location In Destination Picture <br> Unit: Line (2P) |

## Offset Address: 38F-38Ch

HQV Sub-picture End Point Offset Control in Destination
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Rescription |
| $26: 16$ | RW | 0 | Horizontal Offset of End Point for Sub-picture Location In Destination Picture <br> Unit: Byte (2P) |
| $15: 11$ | RO | 0 | Reserved |
| $10: 0$ | RW | 0 | Vertical Offset of End Point for Sub-picture Location In Destination Picture <br> Unit: Line (2P) |

Offset Address: 393-390h
HQV Parameters of Hardware Tuning Performance / Quality
Default Value: 4060 8688h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 28$ | RW | 0100 b | Threshold of Inter-Field Complexity for Pull Down Detection (x4) <br> Calculate the difference between current \& previous field. |
| 27 | RO | 0 | Reserved |
| $26: 25$ | RW | 0 | Reserved |
| $24: 23$ | RO | 0 | Reserved |
| $22: 21$ | RW | 11 b | Static Judgment Number (SJN) <br> As static record number is equal to SJN, then static flag is asserted. <br> The Field Number for The Increment of Static Record <br> $0: 1$ field / (static record) <br> $1: 2$ fields / (static record) |
| 20 | RW | 0 | Reserved |
| $19: 16$ | RW | 0 | Threshold for Pull Down Detection <br> (Rx3DC.[10:0]<<Rx390.[15:14]) as the minimum threshold for valid pull down detection |
| $15: 14$ | RW | 10 b | Reserved |
| $13: 12$ | RO | 0 | Rester\|| |
| $11: 8$ | RW | 6 h | Threshold for Motion Detection (x2) |
| $7: 4$ | RW | 8 h | Edge Detection Threshold: for Degree 90 (x2) <br> $3: 0$ |
| RW | 8h | Maximum Difference between Block Boundary (x4) <br> Apply de-blocking with sin(x) function while the difference between block boundary is greater than this setting. |  |

## Offset Address: 397-394h <br> HQV Extended Control

Default Value: 4200 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 31:28 | RW | 4h | Edge Detection Trend Close Threshold (x4) |
| 27:24 | RW | 2h | Edge Detection Trend Threshold |
| 23:11 | RO | 0 | Reserved |
| 10:8 | RW | 0 | Constriction Enable <br> 000: Constriction disable <br> 001~111: Rounding LSB1~LSB7 |
| 7 | RW | 0 | Color Adjustment Enable <br> 0: Disable <br> 1: Enable |
| 6 | RW | 0 | Bob de-interlacing Method <br> 0 : Line average <br> 1: Line duplication (for TV output) |
| 5 | RW | 0 | YUV Output Format Control (2P) <br> 0: YUV422 out <br> 1: YUV444 out <br> This bit is effective when (H or V scaling size) $<(1 / 2 \mathrm{H}$ or V original) size. For the other cases, it just uses YUV422 out |
| 4 | RW | 0 | Color Space Conversion Method $\begin{aligned} & \text { 0: BT601 } \\ & \text { 1: BT709 } \\ & \hline \end{aligned}$ |
| 3 | RW | 0 | Color Format Convert Method (from YUV420 $\rightarrow$ YUV422) <br> 0: 4-tap interpolation <br> 1: Method 1 (-1 $99-1$ ) |
| 2:1 | RW | 00b | ```Color Format Convert Method (from YUV422 }\boldsymbol{->}\mathrm{ YUV444) 00: Method 1 (WMV9 and H.264) 01: Reserved 1x: Method 3 (-1 9 9 -1)``` |
| 0 | RW | 0 | ```Color Format Convert Method (from YUV444 }\boldsymbol{->}\mathrm{ YUV422) 0: Method 1 (1 1) 1: Method 2 (Drop) This bit is effective as (no scaling) or (scaling size) > (1/2 original size). For the other cases, it just uses method 2.``` |

Technologies, Inc. we connect

Offset Address: 39B-398h
HQV Static Record Frame Buffer Starting Address
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 29$ | RO | 0 | Reserved |
| $28: 4$ | RW | 0 | Static Record Frame Buffer Starting Address <br> Unit: 16 bytes |
| $3: 2$ | RO | 0 | Reserved |
| $1: 0$ | RW | 0 | Memory Location |

## Offset Address: 39F-39Ch

HQV Static Record Frame Buffer Stride
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 10$ | RO | 0 | Reserved |
| $9: 4$ | RW | 0 | Static Record Frame Buffer Stride <br> Unit: 16 bytes |
| $3: 0$ | RO | 0 | Reserved |

Offset Address: 3A3-3A0h
HQV Color Adjustment Control
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 28$ | RW | 0 | Coefficient Index |
| $27: 17$ | RW | 0 | Coefficient D (s[26:18].[17]). (2p) |
| $16: 0$ | RW | 0 | Coefficient ABC (s[15:8].[7:0]) (2p) |

Note: Y'(R') = A1*Y(R) + B1*Cb(G) + C1*Cr(B) + D1
Offset Address: 3A7-3A4h
HQV Sharpness Control and Decoder Handshake Control
Default Value: c000 0008h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RW | 1 | Sharpness Enable |
| $30: 29$ | RW | 10 b | Sharpness Threshold. |
| $28: 27$ | RW | 0 | Sharpness Coefficient ID. |
| 26 | RW | 0 | Wait Frame Done Enable |
| $25: 20$ | RW | 0 | Source Frame ID |
| 19 | RW | 1 b | Wait Time Out Enable |
| $18: 13$ | RW | 1 h | Wait Time Out Cycle (unit : 500k cycle) |
| $12: 11$ | RW | 0 | SW Set Frame Valid Function <br> 00:No SW Set/reset, 01:SW Macro Set/reset Valid <br> 10:SW Reset Valid with Index, 11: SW Set Valid with Index |
| $10: 5$ | RW | 0 | SW Set Frame Valid Index |
| $4: 0$ | RO | 0 | Reserved |

Notes: Flow of HQV wait decoder frame done

1. Decode HQV register
2. HQV received fire command in Rx3D0.
A. If Rx3A4[26] Wait Frame Done Enable is disable, HQV fire with source address decode at 1.
B. If Rx3A4[26] is enable, HQV will check the valid from frame address table index by Rx3A4[25:20] Source Frame ID. At this state, HQV time out counter start count.
3. If Rx3A4[19] Wait Time out Enable is disable, HQV will always wait valid in frame address table.
4. If Rx3A4[19] Wait Time out Enable is enable and the time out counter is larger than Rx3A4[18:13] Wait Time Out Cycle or receive valid in frame address table, HQV will fire with source address from the frame address table. HQV then clear the valid in the table.

Offset Address: 3AB-3A8h
HQV SW Macro Set Valid Table 0
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 0$ | RW | 0 | HQV Valid Table[31:0] |

Offset Address: 3AF-3ACh
HQV SW Macro Set Valid Table 1
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :---: |
| $31: 0$ | RW | 0 | HQV Valid Table[63:32] |

Offset Address: 3B3-3B0h
HQV Video Horizontal Scale Control
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RW | 0 | Horizontal Scale Enable <br> $1:$ Enable (2p) |
| 30 | RO | 0 | Description |
| $29: 28$ | RW | 00 b | Horizontal Scale Function (2p) <br> $00:$ Scale up. <br> $01: 1 \sim 1 / 4$ <br> $10: 1 / 4 \sim 1 / 8^{+}$ <br> $11:<1 / 8$ |
| $27: 15$ | RO | 0 | Reserved |
| $14: 0$ | RW | 0 | Horizontal Scale Factor [14:12].[11:0] (2p) |

Note: Scale factor:

1. Scale up: source/destination
2. $1 \sim 1 / 4$ : source/(destination +0.5 )
3. $1 / 4^{-} \sim 1 / 8^{+}$: source/destination.
4. $<1 / 8$ : destination/source

Offset Address: 3B7-3B4h
HQV Video Vertical Scale Control
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RW | 0 | Vertical Scale Enable <br> 1: Enable (2p) |
| $30: 29$ | RO | 0 | Rescription |
| 28 | RW | 0 | Vertical Scale Function (2p) <br> $0:$ Scale up. <br> $1:$ Scale down |
| $27: 17$ | RO | 0 | Reserved |
| $16: 0$ | RW | 0 | Vertical Scale Factor [16:12,11:0] (2p) |

Note: Scale factor

1. Scale up: source/destination;
2. Scale down: source/(destination+0.5)

Technologies, Inc. we connect

## General Reminders:

1. For all scaling calculation, the final results should be rounded to the nearest integer.
2. For bi-linear factor, please use 6 binary fraction of factor (need be rounded to the nearest $6^{\text {th }}$ fraction) to do the calculation.

Offset Address: 3BB-3B8h
HQV Background Color
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | RO | 0 | Reserved |
| $29: 20$ | RW | 0 | Luma(Y) or Red Color Value |
| $19: 10$ | RW | 0 | Chroma(Cb) or Green Color Value |
| $9: 0$ | RW | 0 | Chroma(Cr) or Blue Color Value |

Offset Address: 3BF-3BCh
HQV Segment Residue Pixel Frame Buffer Starting Address
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RO | 0 | HQV Output Field |
| 30 | RO | 0 | HQV Current Process Field <br> 1: Bottom field |
| 29 | RO | 0 | Reserved |
| $28: 4$ | RW | 0 | Segment Residue Pixel Frame Buffer Starting Address <br> Unit : 16 bytes |
| $3: 2$ | RO | 0 | HQV Current Process Destination Buffer ID <br> 1: Bottom field |
| $1: 0$ | RW | 0 | Memory Location |

Offset Address: 3C3-3C0h
HQV Sub-picture Frame Buffer Stride and Control
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 24$ | RW | 0 | MC Flipping Count <br> For MC flip to HQV path: Read only <br> For SW flip path: R/W <br> HQV update read out register data at the beginning of HQV processing a frame. |
| $23: 21$ | RO | 0 | Reserved |
| 20 | RW | 0 | Sub-picture Blending Option <br> $0:$ Blending before scaling <br> $1:$ Scaling before blending |
| 19 | RW | 0 | Sub-picture Format <br> 0: AI44 or IA44 <br> $1:$ AYUV (MSB A(8)-Y(8)-U(8)-V(8) LSB) |
| 18 | RW | 0 | Inverse Alpha Value in AI44 Mode <br> $1:$ Inverse (One's Complement) |
| 17 | RW | 0 | Alpha, Index Exchange in AI44 Mode <br> $0:$ AI44 <br> $1:$ IA44 |
| 16 | RW | 0 | HQV Sub-picture Enable <br> $1:$ Enable <br> $0:$ Disable <br> Only active at HQV source format is YUV. |
| $15: 14$ | RO | 0 | Reserved |
| $13: 4$ | RW | 0 | Subpicture Frame Buffer Stride <br> Unit: 16 bytes |
| $3: 0$ | RO | 0 | Reserved |

## Offset Address: 3C7-3C4h

## HQV Sub-picture Frame Buffer Starting Address

Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 29$ | RO | 0 | Reserved |
| $28: 4$ | RW | 0 | Sub-picture Frame Buffer Starting Address <br> Unit: 16 bytes |
| $3: 2$ | RO | 0 | Reserved |
| $1: 0$ | RW | 0 | Memory Location |

Offset Address: 3CB-3C8h
HQV Sub-picture 4x16 RAM Table Write Control
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 8$ | RW | 0 | RAM Table Write Data <br> V: Bits [31:24] <br> U: Bits [23:16] <br> Y: Bits [15:8] |
| $7: 4$ | RW | 0 | RAM Table Read / Write Address <br> Indicate which entry of palette table will be written or read. Palette table contains 16 entries of palette data. (HQV3C8[7:4] $=$ <br> 0x0000 ~ HQV3C8[7:4] = 0x1111) <br> Need to program bits [31:8] and [7:4] 16 times to fill the subpicture palette table. |
| 3 | RO | 0 | Reserved |
| 2 | RW | 0 | V Write Enable <br> 0: Disable <br> 1: Enable |
| 1 | RW | 0 | U Write Enable <br> 0: Disable <br> 1: Enable |
| 0 | RW | 0 | Y Write Enable <br> 0: Disable <br> 1: Enable |

Offset Address: 3CF-3CCh
HQV Background Offset
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 27$ | RO | 0 | Reserved |
| $26: 16$ | RW | 0 | Background Horizontal Offset (-1) <br> Unit: Pixel |
| $15: 11$ | RO | 0 | Reserved |
| $10: 0$ | RW | 0 | Background Vertical Offset (-1) <br> Unit: Pixel |

Offset Address: 3D3-3D0h
HQV Stream Control and Status
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 31:28 | RW | 0 | ```Video Data Stream Format [3:0] 0000: RGB32 - (X8R8G8B8) 0001: RGB32 - (X2R10G10B10) 0010: RGB16 - (R5G6B5) 0011: RGB15 - (X1R5G5B5) 0100: YUV444 - (X8Y8U8V8) 0101: V410 - (V10Y10U10X2) 1000: YUV422 - (V8Y \(\left.8188 \mathrm{Y}_{0} 8\right)\) 1001: UYVY - (Y \(\mathrm{Y}_{1}\) 8V8Y \(\left.\mathrm{Y}_{0} 8 \mathrm{C} 8\right)\) 1100: YUV420 - (NV12; planar mode) 1101: YUV411 - (NV11; planar mode : \(\mathrm{Y}_{3} 8 \mathrm{Y}_{2} 8 \mathrm{Y}_{1} 8 \mathrm{Y}_{0} 8 \quad \mathrm{~V}_{0} 8 \mathrm{U}_{0} 8\) \(\left.\mathrm{Y}_{7} 8 \mathrm{Y}_{6} 8 \mathrm{Y}_{5} 8 \mathrm{Y}_{4} 8 \quad \mathrm{~V}_{1} 8 \mathrm{U}_{1} 8\right)\) 1110: P208 - (YUV422 planar mode) Others:reserved``` |
| 27 | RW | 0 | High Quality Video Enable <br> 0: Disable <br> 1: Enable |
| 26 | RW | 0 | Buffer Mode <br> 0: Double destination buffers <br> 1: Triple destination buffers |
| 25:24 | RW | 00b | Video Stream Source [1:0] <br> 00: SW <br> 01: Reserved <br> 10: Capture 0 <br> 11: Capture 1 |
| 23 | RW | 0 | Advanced De-interlace Mode Enable Reference more than one field. |
| 22 | RW | 0 | Vertical Low Pass Filter Enable <br> 0: Disable <br> 1: Enable |
| 21 | RO | 0 | Reserved |
| 20 | RW | 0 | Planar Mode Chrominance Source Data Format <br> 0 : Source Chrominance is saved by frame picture <br> 1: Source Chrominance is saved by field picture |
| 19 | RW | 0 | Inverse Input Field <br> 1: Inversed |
| 18 | RW | 0 | Frame To Field <br> 1: Frame base source, extract a field from a frame. |
| 17 | RW | 0 | Field To Frame <br> 1: Field source, de-interlace to progressive frame. |
| 16 | RO | 0 | Reserved |
| 15 | RW | 0 | Sub-Picture Flip <br> Software writes 1 to this bit indicates a new sub-picture need to blend. <br> After blending completes, hardware clears it to 0 . Software can read this bit to check the status if hardware completes blending. |
| 14:13 | RO | 0 | Reserved |
| 12 | RO | 0 | HQV Flip FIFO Full Status <br> The FIFO depth defined in Rx3F8 [17:16]. |
| 11 | RO | 0 | Reserved |
| 10:8 | RO | 0 | State Machine Status of HQV Flip Module |
| 7 | RW | 0 | HQV Interrupt Enable <br> 0: Disable HQV interrupt. <br> 1: HQV send interrupt signal after done a frame. <br> Relative setting: Rx3D0[0]. |
| 6 | RW | 0 | Single Destination Buffer <br> 1: Single buffer used Rx3D0[26] would be ignored. |
| 5 | RW | 0 | Field of Software Source Input <br> 0 : Top <br> 1: Bottom |
| 4 | RW | 0 | Software Source Flip <br> Software writes 1 to flip a image to HQV. (Rx3D0[25:24] should be 00b) <br> After processing completes, hardware clears it to 0 . Software reads this bit to check flip status. |
| 3 | RO | 0 | HQV Engine Idle State 1: Idle |
| 2:1 | RO | 0 | HQV Output Buffer ID HQV destination buffer ID |

Technologies, Inc. we connect

| 0 | RW | 0 | HQV End of Frame Status <br> $1:$ HQV has been output an image. (Software writes 1 to clear this bit) <br> After HQV done an image, this bit will be pulled high, and it will be pulled down only whent software writes 1b to it. |
| :--- | :--- | :---: | :--- |

Offset Address: 3D7-3D4h
HQV SW Source Buffer - Luma or Packed Starting Address
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RO | 0 | Reserved |
| $30: 29$ | RO | 0 | Reserved |
| $28: 4$ | RW | 0 | SW Source Buffer Y or Packed Mode Starting Address <br> Unit: 16 bytes |
| $3: 2$ | RO | 0 | Reserved |
| $1: 0$ | RW | 0 | Memory Location |

## Offset Address: 3DB-3D8h

HQV SW Source Buffer - Chroma Starting Address
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 29$ | RO | 0 | Reserved |
| $28: 4$ | RW | 0 | SW Source Buffer U, V Starting Addresses <br> Unit: 16 bytes |
| $3: 2$ | RO | 0 | Reserved |
| $1: 0$ | RW | 0 | Memory Location |

Offset Address: 3DF-3DCh
HQV Linear / Tile Address Mode, Color Space Conversion, Gamma, De-blocking Control Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 31:30 | RW | 00b | Linear / Tile Address Mode Control <br> (Tile address only enable at source data from MC, 3D0[25:24]=01) <br> 00: Linear <br> 01: 256 bits x 8 tile mode (Addr $=\mathrm{SA}+(\mathrm{Y}[10: 3] * \mathrm{PTH} * 8)+\{\mathrm{X}[7: 1], \mathrm{Y}[2: 0], \mathrm{X}[0]\})$ <br> 10: 256 bits x 16 tile mode (Addr $=\mathrm{SA}+(\mathrm{Y}[10: 4] * \mathrm{PTH} * 16)+\{\mathrm{X}[6: 1], \mathrm{Y}[3: 0], \mathrm{X}[0]\})$ <br> 11: 512 bits tile mode ( $\left.\mathrm{Addr}=\mathrm{SA}+\left(\mathrm{Y}[10: 4]^{*} \mathrm{PTH}^{*} 16\right)+\{\mathrm{X}[6: 2], \mathrm{Y}[3: 0], \mathrm{X}[1: 0]\}\right)$. <br> Where unit of X is 128 -bit; unit of Y is line. |
| 29 | RW | 0 | HQV Output Data Pack In 32-bits Mode <br> 0:16 bits (RGB565). <br> 1:32 bits (RGB888) <br> Only valid when the source is YUV and color space conversion is enabled. |
| 28 | RW | 0 | Color Space Conversion Enable <br> 0: Disable <br> 1: Enable |
| 27 | RW | 0 | De-blocking Enable |
| 26:25 | RO | 0 | Reserved |
| 24:20 | RW | 0 | HQV Output FIFO Threshold for Write Request Control <br> Unit: Level HQV output FIFO has 64 levels, once the data in output FIFO touch the threshold (32+3DC.[24:20]), the write request would be triggered. |
| 19:16 | RO | 0 | Reserved |
| 15 | RW | 0 | Constant Alpha of RGB32 Format <br> $0:$ Alpha $=00$ <br> 1: Alpha = FF |
| 14 | RW | 0 | Enable Synchronization Flipping Field with Interlaced IGA 1: Enable |
| 13 | RW | 0 | IGA Field Inverse <br> 1: Inverse |
| 12:11 | RO | 0 | Reserved |
| 10:0 | RW | 0 | Image Size / 1024 <br> Pull-down detection use. |

VX900 Series Chrome9 HD Open Graphics Programming Manual

Offset Address: 3E3-3E0h
HQV Sub-picture Horizontal Scale Control
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RW | 0 | Horizontal Scale Enable <br> 0: Disable |
| 30 | RO | 0 | Rescription |
| $29: 28$ | RW Enable | 0 | Horizontal Scale Function (2p) <br> 00: Scale up <br> 01: $1 \sim 1 / 4$ <br> $10: 1 / 4 \sim 1 / 8^{+}$ <br> $11:<1 / 8$ |
| $27: 15$ | RO | 0 | Reserved |
| $14: 0$ | RW | 0 | Horizontal Scale Factor [14:12,11] (2p) <br> Scale up : Source/destination <br> $1 \sim 1 / 4:$ Source $/($ destination +0.5$)$ <br> $1 / 4 \sim 1 / 8^{+}:$Source/destination <br> $<1 / 8:$ Destination/source |

## Offset Address: 3E7-3E4h

HQV Motion Adaptive De-interlace Control \& Threshold
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 31 | RW | 0 | 2:2/2:2:2:4 Pull Down Sequence Detection Enable <br> 0: Disable <br> 1: Enable |
| 30 | RW | 0 | 3:2:3:2:2 Pull Down Sequence Detection Enable <br> 0: Disable <br> 1: Enable |
| 29 | RW | 0 | 5:5 Pull Down Sequence Detection Enable <br> 0: Disable <br> 1: Enable |
| 28 | RW | 0 | 6:4 Pull Down Sequence Detection Enable <br> 0: Disable <br> 1: Enable |
| 27 | RW | 0 | 3:2 Pull Down Sequence Detection Enable <br> 0: Disable <br> 1: Enable |
| 26 | RW | 0 | 8:7 Pull Down Sequence Detection Enable <br> 0: Disable <br> 1: Enable |
| 25 | RO | 0 | Reserved |
| 24 | RW | 0 | 2:3:3:2 Pull Down Sequence Detection Enable <br> 0: Disable <br> 1: Enable |
| 23:13 | RO | 0 | Reserved |
| 12 | RW | 0 | Motion Detection Enable |
| 7 | RO | 0 | 2:2 Pull Down Detection Status |
| 6 | RO | 0 | 3:2 Pull Down Detection Status |
| 5 | RO | 0 | 2:3:3:2 Pull Down Detection Status |
| 4 | RO | 0 | 3:2:3:2:2 Pull Down Detection Status |
| 3 | RO | 0 | 5:5 Pull Down Detection Status |
| 2 | RO | 0 | 6:4 Pull Down Detection Status |
| 1 | RO | 0 | 8:7 Pull Down Detection Status |
| 0 | RW | 0 | Edge Detection Enable <br> 0: Disable <br> 1: Enable |

Offset Address: 3EA-3E8h
HQV Sub-picture Vertical Scale Control
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | RW | 0 | Vertical Scale Enable <br> 0: Disable |
| $30: 29$ | RO | 0 | Rescription |
| 28 | RW | 0 | Vertical Scale Function (2p) <br> 0: Scale up <br> 1: Scale down |
| $27: 17$ | RO | 0 | Reserved |
| $16: 0$ | RW | 0 | Vertical Scale Factor [14:12,11] (2p) <br> Scale up : Source/destination <br> Scale down : Source/(destination + 0.5) |

Offset Address: 3EF-3ECh
HQV Destination Frame Buffer Starting Address 0
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| 31 | RW | 0 | $\begin{array}{l}\text { HQV Output Data Pack In 32 Bits xRGB2-10-10-10 Format After HQV’s Color Space Conversion } \\ \text { 1: Enable } \\ \text { Note: Only one of \{Rx3EC[31], Rx3DC[29]\} can be set to 1. }\end{array}$ |
| 30 | RW | 0 | $\begin{array}{l}\text { Enable Output In Tile Mode } \\ \text { 1:Enable. } \\ \text { Addr = ST_ADDR[28:4] + Y[10:3]* }\{P I T C H[10: 0], ~ 3 ’ b 0\} ~\end{array}$ |
| 29 | RO $\{\mathrm{X}[10: 1], \mathrm{Y}[2: 0], \mathrm{X}[0]\}$ |  |  |$]$

Offset Address: 3F3-3F0h
HQV Destination Frame Buffer Starting Address 1
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 29$ | RO | 0 | Reserved |
| $28: 4$ | RW | 0 | Destination Frane Buffer Starting Address 1 <br> Unit: 16 bytes |
| $3: 2$ | RO | 0 | Reserved |
| $1: 0$ | RW | 0 | Memory Location |

Offset Address: 3F7-3F4h
HQV Destination Frame Buffer Stride
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 14$ | RO | 0 | Reserved |
| $13: 4$ | RW | 0 | Destination Frame Buffer Stride (2p) <br> Unit: 16 bytes |
| $3: 0$ | RO | 0 | Reserved |

Offset Address: 3FB-3F8h
HQV Source Frame Buffer Stride
Default Value: 0000 0000h

| Bit | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 31 | RW | 0 | Load Starting Address Rx3D4[25:4], Rx3D8[25:4] for Advanced De-interlacing <br> 0 : Not used. Hardware keep starting address <br> 1: Load starting address to current field <br> Notes: Command sequence <br> Step1: Write Rx3D4, Rx3D8 <br> Step2: Write Rx3F8; new address to PN <br> Step3: Write Rx3D4, Rx3D8 <br> Step4: Write Rx3F8; PN to PC; new address to PN <br> Step5: Write Rx3D4, Rx3D8 <br> Step6: Write Rx3F8; PC to PP; PN to PC; new address to PN |
| 30 | RW | 0 | SJN Reset <br> 1: Reset static judgment number |
| 29 | RW | 0 | Pull Down Detection Low-Threshold Value |
| 28 | RW | 0 | Pull Down Detection Error Sequence Check One Time |
| 27:26 | RW | 0 | For Fixing Bug: Spare Register |
| 25 | RW | 0 | Not Check Size $0:$ Check size 1: Not check size |
| 24:21 | RW | 0 | Reserved |
| 20 | RW | 0 | Software Flip Queue Enable <br> 0: Pull Rx3D0[4] low at frame done. <br> 1: Pull Rx3D0[4] low at beginning of processing frame |
| 19 | RW | 0 | Read Debugging Register |
| 18 | RO | 0 | Reserved |
| 17:16 | RW | 00b | FIFO Depth of HQV Flip Control Engine <br> For hardware flip only. Rx3D0[25:24] = 00b. <br> Only supports 2 stages FIFO queuing hardware flipping. <br> 00: Pull "FIFO full status Rx3D0[12]" high, while both two stage are queuing. Drop current processing frame while both two stage are queuing. <br> 01: Pull "FIFO full status Rx3D0[12]" high, while one stage is queuing. Drop current processing frame while both two stage are queuing. <br> 10: Pull "FIFO full status Rx3D0[12]" high, while both two stage are queuing. Never drop current processing frame. <br> 11: Pull "FIFO full status Rx3D0[12]" high, while one stage is queuing. Never drop current processing frame. |
| 15:14 | RO | 0 | Reserved |
| 13:4 | RW | 0 | Source Frame Buffer Stride Unit: 16 bytes |
| 3:0 | RO | 0 | Reserved |

Offset Address: 3FF-3FCh
HQV Destination Frame Buffer Starting Address 2
Default Value: 0000 0000h

| Bit | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 29$ | RO | 0 | Reserved |
| $28: 4$ | RW | 0 | Destination Frame Buffer Starting Address 2 <br> Unit: 16 bytes |
| $3: 2$ | RO | 0 | Reserved |
| $1: 0$ | RW | 0 | Memory Location |

Note: HQV supports 2 Video Streams; therefore, an additional register space is provided to match the above registers definition. Writing a register to this space, it will write to the second HQV, which output to V3 and source is from the second MC engine.

## Command Regulator (CR) Registers

This chapter provides detailed Command Regulator register descriptions.

## Settings of 3D/CR Registers

The I/O Register Base Address for 3D/CR (Command Regulator) is 400h. Offsets Rx1Ch to Rx3Bh are used to set CR registers. These registers are allowed to be set through the starting address Rx1Ch or Rx3Ch with the same HParaType 10h and HparaType 11h. Settings through Rx1Ch would not enable the 3D Engine clock, while settings through Rx3Ch would enable the 3D Engine clock.

## Setting of Command Regulator

| Scope | Offset | Description |  | Field Name |
| :---: | :---: | :---: | :---: | :---: |
| Transmission Setting | 1Ch | The Beginning of Internal Address for Parameter Programming |  | HParaAdr |
|  | 1Dh | Offset Setting for Some Special Parameter Types |  | HParaOS |
|  | 1Eh | Parameter Type |  | HParaType |
|  |  | HParaType | Description |  |
|  |  | 0000 0000b ~ 0000 1111b | Reserved |  |
|  |  | 0001 0000b | Command Decoded in front of Command Regulator |  |
|  |  | 0001 0001b ~ 1111 1101b | Reserved |  |
|  |  | 1111 1110b | Frame Swapping |  |
|  |  | 1111 1111b | Reserved |  |
|  |  | For more details for the parameters, please refer to Definition of Parameter section. |  |  |
|  | 1Fh | Parameter Type Sub-code |  | HParaSubType |
| Transmission Space | 23h-20h | Parameter 0 |  | Hpara0 |
|  | 27h-24h | Parameter 1 |  | Hpara1 |
|  | 2Bh-28h | Parameter 2 |  | Hpara2 |
|  | ....... | ....... |  |  |
|  | 3Bh-38h | Parameter 6 |  | Hpara6 |

## Setting of 3D Engine



VX900 Series Chrome9 HD Open Graphics Programming Manual

| Scope | Offset | Description |  | Field Name |
| :---: | :---: | :---: | :---: | :---: |
|  |  | 0000 0100b <br> 0000 0101b ~ <br> 00000111 b <br> $00001001 \mathrm{~b} \sim$ <br> 00001111 b <br> 00010000 b <br> 00010001 b <br> $11111101 \mathrm{~b} \sim$ <br> 00010010 b <br> For details of the | 00110000 = Vertex Buffer(multiple streams) Base and Pitch <br> 00110001 = Vertex Shader Instruction <br> 00110010 = Vertex Shader Constant Register <br> 00110011 = Vertex Shader Integer Register <br> Vertex and Primitive Setting <br> Reserved <br> Reserved <br> Command Decoded in front of Command Regulator <br> Command for Frame Buffer AutoSwapping and CR's <br> Miscellaneous Setting <br> Reserved <br> ameters, please refer to Definition of Parameter section. |  |
|  | 3Fh | Parameter Type Sub-code |  | HParaSubType |
| Transmission Space | 43h-40h | Parameter 0 |  | Hpara0 |
|  | 47h-44h | Parameter 1 |  | Hpara1 |
|  | 4Bh-48h | Parameter 2 |  | Hpara2 |
|  | ....... | ....... |  |  |
|  | 1F7h-1F4h |  |  | Hpara6D |
|  | 1FBh-1F8h | Parameter 110 |  | Hpara6E |
|  | 1FFh-1FCh | Parameter 111 |  | Hpara6F |
|  |  | ....... |  |  |
|  | 2FFh-2FCh | Parameter 175 |  | HparaAF |

## HParaType 00h: Primitive Vertex Data or Vertex Index

HParaTye 00h is used for Primitive Vertex Data (for Vertex Command Mode) or Vertex Index (for Vertex Buffer Index Mode). There is no sub-address in this ParaType. The steps to fire 3D Engine are as follows:

Step 1: Set the correct value to all the related 3D globe registers through ParaType 01h, 02h, 03h, 04h, 10h, 11h and FEh.
Step 2: Sent Vertex Data or Vertex Index (according to HVertexMode) through ParaType 00h. CR would configure the vertex (according HVFVLEN and HnFVF) and generate fire signal automatically whenever all the vertices of a primitive are ready (according to HVCycle, H2and1VT and HPMType). CR would also generate the PLEND (Primitive List End) signal whenever the entire listed vertexes are finished (according to HVTXnum), or receive a "Stop Command".
For next primitive list, repeat the two steps above.

Technologies, Inc. we connect

## HParaType 10h: Commands for Command Regulator

Sub-Address (Bits [31:24]): 00-74h

HParaType $=10 \mathrm{~h}$, Sub-Address $=\mathbf{0 0 h}$
PCI Command Setting

| Bits <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 9$ | WO |  | Reserved |
| 8 | WO | 0 | Enable of Packaging the PCI Command In Front of CR <br> 0: Disable <br> 1: Enable |
| $7: 0$ | WO | 8 h | Number of ECLK Cycle for PCI Command Packaging Time Out |

HParaType $=10 \mathrm{~h}$, Sub-Address $=02 \mathrm{~h}$
Read Register Back Command Setting

| $\begin{array}{\|c\|} \hline \text { Bits } \\ {[23: 0]} \\ \hline \end{array}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:21 | WO |  | Reserved |
| 20:12 | WO |  | Reading-Back Register to Debug Port <br> Address [10:2] for Reading-Back Register to Debug port; will be multiplexed with HI2CR_RADR[8:2]. |
| 11 | WO | 0 | Enable Reading-Back Register to Debug Port 0: Disable <br> 1: Enable |
| 10:8 | WO |  | Reserved |
| 7:0 | WO |  | ID for Reading-Back Register <br> 0000 0000: Reading the RB registers from CR <br> 0000 0001: Reading the RB registers from FE (including VP, CL and SE) <br> 0000 0010: Reading the RB registers from PE (including RZ and CZ) <br> 0000 0011: Reading the RB registers from RC <br> 0000 0100: Reading the RB registers from PS <br> 0000 0101: Reading the RB registers from XE <br> 0000 0110: Reading the RB registers from BE (including GEMI) <br> 0000 0111: Reading the RB registers for Performance Counters <br> Others: Reserved |

HParaType $=10 \mathrm{~h}$, Sub-Address $=\mathbf{0 3 h}$
Address for Reading-Back Register

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 0$ | WO |  | Address for Reading-Back Register <br>  <br>  |
|  |  | Bits[23:16]: HParaSubType <br> Bits[15:8]: HParaType <br> Bits[ 7: 0]: Sub-Address |  |

HParaType $=10 \mathrm{~h}$, Sub-Address $=\mathbf{0 4 h}$
CR Command Dispatch Setting

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 3$ | WO |  | Reserved |
| $2: 1$ | WO | 00b | Switch Mode Between Normal GFX and Video Related GFX Command <br> 00: Video related 3D/2D command has high priority <br> 01: Normal 3D/2D command has high priority <br> 1x: Round robin |
| 0 | WO | 0 | Video Related 3D/2D Command Dispatch to HQV Data Path Enable <br> 0: Video related 3D/2D command would be sent to GFX data path. <br> 1: Video related 3D/2D command would be sent to video data path. |

Note: If command switch is enabled, traditional wait/fence and traditional branch will be disabled. They can not be used at same time.
$\underline{\text { HParaType }=10 \mathrm{~h}, \text { Sub-Address }=05-07 \mathrm{~h}: \text { Reserved }}$

## Preemption Command Setting (08-0Bh)

HParaType $=10 \mathrm{~h}$, Sub-Address $=08 \mathrm{~h}$
Preemption Command Setting

| Bit <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 20$ | WO |  | Reserved |
| $19: 0$ | WO |  | Higher 20-Bit Preemption Fence Command Base Address for PCI Master Write <br> It is A[43:24]. |

HParaType $=10 \mathrm{~h}$, Sub-Address $=\mathbf{0 9 h}$
Preemption Command Setting

| Bit <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 4$ | WO |  | Lower 20-Bit Preemption Fence Command Base Address for PCI Master Write <br> It is A[23:4]. |
| $3: 0$ | WO |  | Reserved |

$\underline{\text { HParaType }=10 h, \text { Sub-Address }=0 \mathrm{Ah}}$
Preemption Command Setting

| Bit <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| $23: 0$ | WO |  | Lower 24-Bit Preemption Fence Command ID <HPPFCID[31:8]> |

$\underline{\text { HParaType }=10 \mathrm{~h}, \text { Sub-Address }=\mathbf{0 B h}}$
Preemption Command Setting

| Bit <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO |  | Reserved |
| $15: 8$ | WO |  | Higher 8-Bit Preemption Fence Command ID < HPPFCID[7:0]> |
| $7: 3$ | WO |  | Reserved |
| $2: 1$ | WO |  | Preemption Fence Mode <br> 00: After finishing preemption, write out HPPFCID to System Memory. <br> 01: After finishing preemption, CR will generate interrupt signal and write fence queue and record fence ID. <br> 10: After finishing preemption, CR will generate interrupt signal and record HPPFCID into fence queue and write out fence ID <br> to system memory. |
| 0 | WO |  | Trig CR to Do Preemption |

## CRMI Setting (0C-0Eh)

$\underline{\text { HParaType }=10 \mathrm{~h}, \text { Sub-Address }=0 \mathrm{Ch}}$
CRMI Setting

| Bit <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | 32 h | Kill Number of Each Request <br> Interrupt whenever this bit's request of the same engine got accepted. |
| $15: 8$ | WO | FEh | Main Command Buffer Request Priority Mask |
| $7: 0$ | WO | FCh | Virtual Queue Request Priority Mask |

## $\underline{\text { HParaType }=10 \mathrm{~h}, \text { Sub-Address }=0 \mathrm{Dh}}$

CRMI Setting

| Bit <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | F8h | Sub-main Command Buffer Request Priority Mask |
| $15: 8$ | WO | F0h | Video Command Buffer Request Priority Mask |
| $7: 0$ | WO | E0h | GFX Command Buffer Request Priority Mask |

## $\underline{\text { HParaType }=10 \mathrm{~h}, \text { Sub-Address }=0 \mathrm{Eh}}$ <br> CRMI Setting

| Bit <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | C0h | Decoder Command Buffer Request Priority Mask |
| $15: 8$ | WO | 80 h | GFX Data Buffer Request Priority Mask |
| $7: 0$ | WO | 00 h | 3D Write Back Request Priority Mask |

## Note:

Arbitration Marks Bit
Bit [0] of each arbitration mask represents the priority setting of Main Command Buffer Request
Bit [1] of each arbitration mask represents the priority setting of Virtual Queue Request
Bit [2] of each arbitration mask represents the priority setting of Sub-main Buffer Request
Bit [3] of each arbitration mask represents the priority setting of Video Path Request
Bit [4] of each arbitration mask represents the priority setting of Graphic Path Command Request
Bit [5] of each arbitration mask represents the priority setting of Decoder Path Request
Bit [6] of each arbitration mask represents the priority setting of Graphic Path Data Request
Bit [7] of each arbitration mask represents the priority setting of 3D Save Request

## AGP Command Setting (60-68h)

Please be noted that:

1. AGP address execute priority : Pause > Jump > End (i.e. if Address_Pause = Address_End, execute Pause function).
2. Jump and end are the same function. When the address equals to jump or end, CR will go back to the start address automatically.
3. If users want to stop the AGP command, SW set a pause address with PID $=10 \mathrm{~b}$.
4. AGP commands have higher priority than PCI command, only when AGP paused with PID=10b, PCI command can get into CR.
5. The minimum kick off command length is 2 QW , it means Min (current pause addres - last pause address) $=2 \mathrm{QW}$.

## $\underline{\text { HParaType }=10 \mathrm{~h}, \text { Sub-Address }=60 \mathrm{~h}}$ AGP Command

| Bit <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 4$ | WO |  | Lower 3 Bytes of AGP Buffer Start Address <br> It is A[23:0] which A[3:0] is useless, 128-bit alignment. |
| $3: 2$ |  | WO |  |
|  | Reserved |  |  |
| $1: 0$ | WO |  | AGP Buffer Location <br>  <br>  <br>  |
|  |  | 00: SL <br> 01: SF <br> 10: SM <br> 11: LL |  |

## HParaType $=10 \mathrm{~h}$, Sub-Address $=61 \mathrm{~h}$

AGP Command

| Bit <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 8$ | WO |  | Reserved |
| $7: 0$ | WO |  | Higher Bytes of AGP Buffer Start Address <br> It is A[31:24]. |

## HParaType $=10 \mathrm{~h}$, Sub-Address $=62 \mathrm{~h}$

AGP Command

| Bit <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 4$ | WO |  | Lower 3 Bytes of AGP Buffer End Address <br> It is A[23:0] which A[3:0] is useless, 128-bit alignment. |
| $3: 0$ | WO |  | Reserved |

## HParaType $=10 \mathrm{~h}$, Sub-Address $=63 \mathrm{~h}$

AGP Command

| Bit <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 8$ | WO |  | Reserved |
| $7: 0$ | WO |  | Higher Bytes of AGP Buffer End Address <br> It is A[31:24]. |

## HParaType $=10 \mathrm{~h}$, Sub-Address $=\mathbf{6 4 h}$ <br> AGP Command

| Bit <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 4$ | WO |  | Lower 3 Bytes of AGP Buffer Pause Address <br> It is A[31:0] which A[3:0] is useless, 128-bit alignment. |
| $3: 0$ | WO |  | Reserved |

## HParaType $=10 \mathrm{~h}$, Sub-Address $=65 \mathrm{~h}$ <br> AGP Command

| Bit <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 10$ | WO |  | Reserved |
| $9: 8$ | WO | AGP Buffer Pause Address ID <br> 00: It is pause point. When the Main Command Buffer Address hits pause address, it will pause until the pause address <br> changed. And start on the next address. <br> 01: It is jump point. When the Main Command Buffer Address hits pause address, it will pause until receive next pause <br> address(with PauseID=00b/10b). And start to fetch command from start address. <br> 10: It is stop point. When the Main Command Buffer Address hits pause address, it will stop to fetch command until <br> HAGPBTrig is set. |  |
| $7: 0$ | WO | 11: Reserved |  |
| Higher Bytes of AGP Buffer Pause Address |  |  |  |
| It is A[31:24]. |  |  |  |

$\underline{\text { HParaType }=10 \mathrm{~h}, \text { Sub-Address }=66 \mathrm{~h}}$
AGP Command

| Bit <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 4$ | WO |  | Lower 3 Bytes of AGP Buffer Jump Address <br> It is A[23:0] which A[3:0] is useless, 128-bit alignment. |
| $3: 0$ | WO |  | Reserved |

HParaType $=10 \mathrm{~h}$, Sub-Address $=67 \mathrm{~h}$
AGP Command

| Bit <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 8$ | WO |  | Reserved |
| $7: 0$ | WO |  | Higher Byte of AGP Buffer Jump Address <br> It is A[31:24]. |

HParaType $=10 \mathrm{~h}$, Sub-Address $=68 \mathrm{~h}$
AGP Command

| Bit <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 22$ | WO |  | Reserved |
| $21: 16$ | WO | 8 h | Threshold Value of Read AGP Command |
| $15: 6$ | WO |  | Reserved |
| 5 | WO | 0 | Format of AGP Header1 Data to 2D Engine <br> $0: 128$-bits format <br> $1: 32$-bits format |
| 4 | WO |  | Clear Fence Queue |
| 3 | WO |  | Clear AGP Cycle |
| 2 | WO |  | Trigger Restore AGP Command Cycle <br> HW will only restore AGP command. |
| 1 | WO |  | Trigger Restore 3D Register Cycle |
| 0 | WO |  | Trigger AGP Cycle <HAGPBTrig> <br> The Trig signal of AGP command. |

## CMDQ Setting (70-76h)

HParaType $=10 \mathrm{~h}$, Sub-Address $=70 \mathrm{~h}$
CMDQ Setting

| Bit <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 4$ | WO |  | Lower 3 Bytes of Command Queue Start Address <br> It is A[23:0] which A[3:0] is useless, 128 bit aligment. |
| $3: 2$ | WO |  | Reserved |
| $1: 0$ | WO |  | Command Queue Location <br> 00: SL <br> 01: SF <br> $10: S M$ <br> $11: ~ L L$ |

## HParaType $=10 \mathrm{~h}$, Sub-Address $=71 \mathrm{~h}$

CMDQ Setting

| Bit <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :--- | :--- |
| $23: 4$ | WO |  | Lower 3 Bytes of Command Queue End Address <br> It is A[23:0] which A[3:0] is useless, 128 bit alignment. |
| $3: 0$ | WO |  | Reserved |

## $\underline{\text { HParaType }=10 \mathrm{~h}, \text { Sub-Address }=72 \mathrm{~h}}$

CMDQ Setting

| Bit <br> $[23: 0]$ | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO |  | Reserved |
| $15: 8$ | WO |  | Higher Byte of Command Queue End Address <br> 128-bit alignment |
| $7: 0$ | WO | Higher Byte of Command Queue Start Address. <br> 128 bit alignment |  |

## $\underline{\text { HParaType }=10 \mathrm{~h}, \text { Sub-Address }=73 \mathrm{~h}}$

CMDQ Setting

| Bit <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 0$ | WO |  | Length of Command Queue in Unit of 128 Bits <br> The minimum value is 24'h800. |

$\underline{\text { HParaType }=10 \mathrm{~h}, \text { Sub-Address }=74 \mathrm{~h}}$
CMDQ Setting

| $\begin{array}{\|c\|} \hline \text { Bit } \\ {[23: 0]} \\ \hline \end{array}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:22 | WO |  | Reserved |
| 21:16 | WO |  | Threshold Value of Write Command Queue FIFO |
| 15:14 | WO |  | Reserved |
| 13:8 | WO |  | Threshold Value of Read Command Queue FIFO |
| 7:4 | WO |  | Control Setting for CMDQ Read Request Interrupting Write Request 0000: Never interrupt, CMDQ read request only after CMDQ write finished. 0001: Interrupt CMDQ write request whenever CMDQ read request. <br> 1000: Interrupt whenever 16 CMDQ write requests accepted. <br> 1001: Interrupt whenever 32 CMDQ write requests accepted. <br> 1100: Interrupt whenever 32 CMDQ write request cycle. <br> 1101: Interrupt whenever 64 CMDQ write request cycle. <br> Others:Reserved |
| 3 | WO |  | Reserved |
| 2 | WO |  | CMDQ Used for Command from AGP or PCI <br> 0 : Store command from PCI <br> 1: Store command from AGP |
| 1 | WO |  | Enable Request Length for CMDQ of Command Regulator <br> 0 : Disable, always 1128 -bit command per request. <br> 1: Enable it, 1, 2, or 4128 -bit commands per request is possible. |
| 0 | WO |  | Enable Command Queue <br> 0: Disable <br> 1: Enable |

Note : If Enable VQ1, Branch header, Branch AGP header (FE8x) is forbidden, since HW can not stop VQ read data from FB when detect Branch AGP header (FE8x).

## HParaType 11h: Commands for Command Regulator

Sub-Address (Bits [31:24]): 00-6Bh

HParaType $=11 \mathrm{~h}$, Sub-Address $=\mathbf{0 0 h}$
E3/E2 Lock Setting

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 18$ | WO |  | Reserved |
| 17 | WO | 1b | Enable HW Lock 2D and 3D <br> 0: Disable. 3D and 2D lock each other by SW (use wait command) <br> 1: Enable. 3D 2D locks each other by HW. Only one engine can work at same time. |
| 16 | WO | 0 | Enable 2D/3D Request Lock Control <br> 0: Disable. When one of 3D/2D engine is busy, do not sent commands to another engine. <br> 1: Enable. When one of 3D/2D engine is busy, CR sent commands to another engine but another engine do not access <br> memory. |
| $15: 0$ | WO |  | Only one of the 2D and 3D engines is working at a time. However, 3D Command can be sent to 3D engine when 2D engine is <br> busy. Also, 2D Command can send to 2D engine when 3D engine is busy. In the first case, Command Regulator will set CR <br> Lock 3D Command before issuing 3D Command and reset CR Lock 3D Command after 3D engine became idle, and CR Lock <br> 2D Command works in the same way. |
| Reserved |  |  |  |

## $\underline{\text { HParaType }=11 \mathrm{~h}, \text { Sub-Address }=02 \mathrm{~h}: \text { Reserved }}$

## Fence Command Setting (03-07h)

$\underline{\text { HParaType }=11 \mathrm{~h}, \text { Sub-Address }=03 \mathrm{~h}}$
Fence Command Setting

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :--- | :--- | :--- |
| 23 | WO |  | Fence Command Wait 3D Idle |
| 22 | WO |  | Fence Command Wait 2D Idle |
| 21 | WO |  | Fence Command Wait VD Idle |
| 20 | WO |  | Fence Command Wait HQV0 Idle |
| 19 | WO |  | Fence Command Wait HQV1 Idle |
| 18 | WO |  | Fence Command Wait DMA3 Idle |
| 17 | WO |  | Fence Command Wait DMA2 Idle |
| 16 | WO |  | Fence Command Wait DMA1 Idle |
| 15 | WO |  | Fence Command Wait DMA0 Idle |
| 14 | WO |  | Fence Command wait HQV0EOF |
| 13 | WO |  | Fence Command wait HQV1EOF |
| $12: 9$ | WO |  | Reserved |
| $8: 4$ | WO |  | Wait Idle Count |
| $3: 1$ | WO |  | Reserved |
| 0 | WO |  | Fence Command Needs to Wait All Engine Idle |

## $\underline{\text { HParaType }=11 \mathrm{~h}, \text { Sub-Address }=\mathbf{0 4 h}}$

Fence Command Setting

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 20$ | WO |  | Reserved |
| $19: 0$ | WO |  | Fence Command Control 1 <br> If HFCMode[2]=0, higher 12-bit Fence Type. It is FenceType[31:20]. <br> If HFCMode[2]=1, higher 20-bit Fence Command Base address for PCI Master Write. It is A[43:24]. |

HParaType $=11 \mathrm{~h}$, Sub-Address $=05 \mathrm{~h}$
Fence Command Setting

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 4$ | WO |  | Fence Command Control 2 <br> If HFCMode[2]=0, lower 24-bit Fence Type. It is FenceType[19:0]. <br> If HFCMode[2]=1, lower 24-bit Fence Command Base address for PCI Master Write. It is A[23:4]. |
| $3: 0$ | WO |  | Reserved |

## HParaType $=11 \mathrm{~h}$, Sub-Address $=\mathbf{0 6 h}$ <br> Fence Command Setting

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :---: |
| $23: 0$ | WO |  | Lower 24-Bit Fence Command ID |

HParaType $=11 \mathrm{~h}$, Sub-Address $=\mathbf{0 7 h}$
Fence Command Setting

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 23 | WO |  | Reserved |
| 22 | WO | 0 | Fence Command Queue Full Skip <br> Active at first CR command. (for HFCMode with Writes Fence Queue and generate interrupt signal). <br> $0: C R$ command (41c/420) pause, until Fence Command Queue has space. <br> $1: C R$ keep running, overwrite Fence_ID to current write point in Fence queue. |
| 21 | WO |  | Fence Command Interrupt Wait <br> For HFCMode with Writes Fence Queue \& generate interrupt signal. <br> 0: CR keep runninge, when CR_INT active, and write Fence_ID to Fence queue. <br> $1:$ CR pause, until CR_INT is cleared by MMIO write (204[5]). |
| 20 | WO |  |  |
| $19: 16$ | WO Fence Command Trigger |  |  |

Note: Traditional fence command can be put in main command buffer and sub-main command buffer.

## Save Command Setting (08-0Bh)

HParaType $=\mathbf{1 1} \mathrm{h}$, Sub-Address $=\mathbf{0 8 h}$
Save Command Setting

| Bit <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 4$ | WO |  | Lower 24-Bits of Save Buffer Start Base Address <br> It is A[23:0] which A[3:0] is useless, 128 bit aligment. |
| $3: 2$ | WO |  | Reserved |
| $1: 0$ | WO |  | Save Buffer Location <br> 00: SL <br> 01: SF <br>  |
|  |  | 10: SM <br> $11:$ LL |  |

## HParaType $=11 \mathrm{~h}$, Sub-Address $=\mathbf{0 9 h}$

Save Command Setting

| Bit <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 9$ | WO |  | Reserved |
| 8 | WO | 0 | Store 3D Engine's Register Write Enable <br> 0:Disable. It is not necessary to store 3D's register. <br> 1:Enable. Store 3D's register. |
| $7: 0$ | WO | Higher 8-Bit of Save Buffer Start Base Address <br> It is A[31:24]. |  |

## $\underline{\text { HParaType }=11 \mathrm{~h}, \text { Sub-Address }=0 \mathrm{Ah}: \text { Reserved }}$

HParaType $=11 \mathrm{~h}$, Sub-Address $=\mathbf{0 B h}$
Save Command Setting

| Bit <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :--- | :--- |
| $23: 1$ | WO |  | Reserved |
| 0 | WO |  | Safe Trig for Save 3D Write Back Registers <br> When this register set, CR save 3D write back registers and then keep run |

Note : Priority T11A0B[0] (HParaType = 11h, Sub-Address = 0Bh, Bit [0]) > T11A09[8] (HParaType = 11h, Sub-Address = 09h, Bit [8]). If T11A0B[0] =1, all 3D save register will save to $\{$ T11A09[7:0], T11A08[23:4]\} (HParaType $=11 \mathrm{~h}$, Sub-Address $=09 \mathrm{~h}$, Bit [7:0], HParaType $=11 \mathrm{~h}$, Sub-Address $=08 \mathrm{~h}, \mathrm{Bit}$ [23:4]) not T11A08[23:4] and T11A09[7:0].

## Frame Buffer Automatic Swapping Setting (10-34h)

HParaType $=11 \mathrm{~h}$, Sub-Address $=10 \mathrm{~h}$
Frame Buffer Automatic Swapping Setting

| $\begin{gathered} \text { Bit } \\ {[23: 0]} \end{gathered}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:3 | WO |  | Lower 3-Bytes of Display Frame Buffer Base Address of IGA1 |
| 2 | WO |  | Reserved |
| 1:0 | WO |  | Display Frame Buffer Location of IGA1 00: SL <br> 01: SF <br> 10: SM <br> 11: LL |

HParaType $=11 \mathrm{~h}$, Sub-Address $=11 \mathrm{~h}$
Frame Buffer Automatic Swapping Setting

| Bit <br> $[23: 0]$ | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 8$ | WO |  | Frame Flip Count of IGA1 |
| $7: 0$ | WO |  | Higher Byte of Display Frame Buffer Base Address of IGA1 |

HParaType $=11 \mathrm{~h}$, Sub-Address $=12 \mathrm{~h}$
Frame Buffer Automatic Swapping Setting

| Bit <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 4$ | WO |  | Reserved |
| 3 | WO |  | Enable Frame Buffer Automatic Swapping for IGA1 |
| 2 | WO | 0 | Skip to Wait Blank When Automatic Swapping for IGA1 |
| $1: 0$ | WO |  | Reserved |

## $\underline{\text { HParaType }=11 \mathrm{~h}, \text { Sub-Address }=13-17 \mathrm{~h}: \text { Reserved }}$

HParaType $=11 \mathrm{~h}$, Sub-Address $=18 \mathrm{~h}$
Frame Buffer Automatic Swapping Setting

| Bit <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :--- | :--- |
| $23: 3$ | WO |  | Lower 3 Bytes of Display Frame Buffer Base Address of IGA2 |
| 2 | WO |  | Reserved |
| $1: 0$ | WO |  | Display Frame Buffer Location of IGA2 <br>  <br>  <br>  <br>  |
|  |  | 00: SL <br> 01: SF <br> 10: SM <br> 11: LL |  |

HParaType $=11 \mathrm{~h}$, Sub-Address $=19 \mathrm{~h}$
Frame Buffer Automatic Swapping Setting

| Bit <br> $[23: 0]$ | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 8$ | WO |  | Frame Flip Count of IGA2 |
| $7: 0$ | WO |  | Higher Byte of Display Frame Buffer Base Address of IGA2 |

$\underline{\text { HParaType }=11 \mathrm{~h}, \text { Sub-Address }=1 \mathrm{Ah}}$
Frame Buffer Automatic Swapping Setting

| Bit <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 4$ | WO |  | Reserved |
| 3 | WO |  | Enable Frame Buffer Automatic Swapping for IGA2 |
| 2 | WO | 0 | Skip to Wait Blank When Automatic Swapping for IGA2 |
| $1: 0$ | WO |  | Reserved |

$\underline{\text { HParaType }=11 \mathrm{~h}, \text { Sub-Address }=1 B-2 F h: \text { Reserved }}$

HParaType $=11 \mathrm{~h}$, Sub-Address $=\mathbf{3 0 h}$
Frame Buffer Automatic Swapping Setting

| Bit <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 3$ | WO |  | Lower 3 Bytes of Display Frame Buffer Base Address of IGA |
| 2 | WO |  | Reserved |
| $1: 0$ | WO |  | Display Frame Buffer Location of IGA <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  |

HParaType $=11 \mathrm{~h}$, Sub-Address $=31 \mathrm{~h}$
Frame Buffer Automatic Swapping Setting

| Bit <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 8$ | WO |  | Frame Flip Count of IGA |
| $7: 0$ | WO |  | Higher Byte of Display Frame Buffer Base Address of IGA |

$\underline{\text { HParaType }=11 \mathrm{~h}, \text { Sub-Address }=32 \mathrm{~h}}$
Frame Buffer Automatic Swapping Setting

| Bit <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 4$ | WO |  | Reserved |
| 3 | WO |  | Enable Frame Buffer Automatic Swapping for IGA |
| 2 | WO | 0 | Skip to Wait Blank When Automatic Swapping for IGA |
| $1: 0$ | WO |  | Reserved |

$\underline{\text { HParaType }=11 \mathrm{~h}, \text { Sub-Address }=33-34 \mathrm{~h}: \text { Reserved }}$

## Tradition Branch Command Setting (68-6Bh)

Please be noted that HParaType 11h, Sub-Address 68-6Bh (T11A68-6B) are only active in "AGP format" command.

HParaType $=11 \mathrm{~h}$, Sub-Address $=68 \mathrm{~h}$
Traditional Branch Command Setting

| Bit <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 1$ | WO |  | Reserved |
| 0 | WO | 0 | Branch Type <br> 0: Branch for Normal. Branch commands independent on previous command, Insert Branch commands in CR command queue. <br> 1: Branch for Restore. Wait till all previous commands are finished before Branch header (FE8x), and then active Branch <br> request. |

HParaType $=11 \mathrm{~h}$, Sub-Address $=69 \mathrm{~h}$

## Traditional Branch Command Setting

| Bit <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 1$ | WO |  | Lower 3 Bytes of Branch Buffer Start Address <br> It is A[23:1] which A[0] is useless. In unit of word (16-bit alignment). |
| 0 | WO |  | Reserved |

HParaType $=11 \mathrm{~h}$, Sub-Address $=6 \mathrm{Ah}$
Traditional Branch Command Setting

| $\begin{gathered} \text { Bit } \\ {[23: 0]} \end{gathered}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:22 | WO |  | Branch Buffer Location 00: SL <br> 01: SF <br> 10: SM <br> 11: LL |
| 21:8 | WO |  | Reserved |
| 7:0 | WO |  | Higher Byte of Branch Buffer Start Address It is $\mathrm{A}[31: 24]$. |

Note: Branch command trigger is hidden in AGP header (FE8x). "nested" branch buffer is forbidden.

HParaType $=11 \mathrm{~h}$, Sub-Address $=6 \mathrm{Bh}$
Traditional Branch Command Setting

| Bit <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 0$ | WO |  | Size of Branch Buffer in Unit of 16 Bytes <br> 128 bits. |

## 3D REGISTERS

This chapter provides detailed 3D register descriptions. Please also refer to Chapter "Commnad Regulator", Section "Settings of 3D/CR Registers" for basic introduction on 3D/CR operations and 3D/CR register summary table.

## HParaType 00h: Primitive Vertex Data or Vertex Index

HParaTye 00h is used for Primitive Vertex Data (for Vertex Command Mode) or Vertex Index (for Vertex Buffer Index Mode). There is no sub-address in this ParaType. The steps of how to fire 3D Engine are as follows:

Step 1: Set the correct value to all the related 3D globe registers through ParaType 01h, 02h, 03h, 04h, 10h, 11h and FEh.
Step 2: Sent Vertex Data or Vertex Index (according to HVertexMode) through ParaType 00h. CR would configure the vertex (according HVFVLEN and HnFVF) and generate fire signal automatically whenever all the vertices of a primitive are ready (according to HVCycle, H2and1VT and HPMType). CR would also generate the PLEND (Primitive List End) signal whenever the entire listed vertexes are finished (according to HVTXnum), or receive a "Stop Command".
For next primitive list, repeat the two steps above.

## HParaType 01h: Attribute Other Than Texture

## Sub-Address (Bits [31:24]): 00-AAh

HParaType $=01 \mathrm{~h}$, Sub-Address $=00-0 \mathrm{Fh}$
Enable Setting 1

| $\begin{gathered} \text { Bits } \\ {[23: 0]} \end{gathered}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23 | WO | xxh | Reserved |
| 22 | WO | xxh | Inverse Enable (Disable) BE’s 32-byte (Adjacent 128-bit) Packing 0: Enable <br> 1: Disable |
| 21 | WO | xxh | Inverse Enable (Disable) BE’s Smart Packing 0: Enable <br> 1: Disable |
| 20 | WO | xxh | Enable Alpha Test Result of RT0 for All Render Targets (RTn) <br> 0 : The success or failure of alpha test for RTn depends on its own alpha test result and HenATMRTn, where $n=0$.. 3 . <br> 1: Execution of the alpha test for RT0 and all render targets depend on the result to be killed or not. HenATMRT0, HenATMRT1, HenATMRT2 \& HenATMRT3 are ignored |
| 19 | WO | xxh | Enable Alpha Test for Render Target 3 $<$ HenATMRT3> <br> 0 : Disable 1: Enable |
| 18 | WO | xxh | Enable Alpha Test for Render Target $2<$ HenATMRT2> 0: Disable 1: Enable |
| 17 | WO | xxh | Enable Alpha Test for Render Target 1 $<$ HenATMRT1> <br> 0: Disable 1: Enable |
| 16 | WO | xxh | Enable Alpha Test for Render Target 0 $<$ HenATMRT0> <br> 0 : Disable 1: Enable |
| 15 | WO | xxh | Enable Specula Color for Render Target 3 0: Disable |
| 14 | WO | xxh | Enable Specula Color for Render Target 2 0: Disable |
| 13 | WO | xxh | Enable Specula Color for Render Target 1 0: Disable |
| 12 | WO | xxh | Enable Specula Color for Render Target 0 0: Disable |
| 11 | WO | xxh | Enable Fog for Render Target 3 <br> 0: Disable <br> 1: Enable |
| 10 | WO | xxh | Enable Fog for Render Target 2 <br> 0: Disable <br> 1: Enable |
| 9 | WO | xxh | Enable Fog for Render Target 1 0: Disable |
| 8 | WO | xxh | Enable Fog for Render Target 0 <br> 0: Disable <br> 1: Enable |
| 7 | WO | xxh | Enable Alpha Blending for Render Target 3 <br> 0: Disable <br> 1: Enable |
| 6 | WO | xxh | Enable Alpha Blending for Render Target 2 <br> 0: Disable <br> 1: Enable |
| 5 | WO | xxh | Enable Alpha Blending for Render Target 1 0: Disable |
| 4 | WO | xxh | Enable Alpha Blending for Render Target 0 <br> 0: Disable <br> 1: Enable |
| 3 | WO | xxh | Enable Dither for Render Target 3 <br> 0: Disable <br> 1: Enable |
| 2 | WO | xxh | Enable Dither for Render Target 2 0: Disable <br> 1: Enable |
| 1 | WO | xxh | Enable Dither for Render Target 1 <br> 0: Disable |
| 0 | WO | xxh | Enable Dither for Render Target 0 <br> 0: Disable <br> 1: Enable |

## HParaType $=01 \mathrm{~h}$, Sub-Address $=01 \mathrm{~h}$

Enable Setting 2

| $\begin{array}{\|c} \text { Bits } \\ {[23: 0]} \end{array}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23 | WO | xxh | Enable Line Drawing from Up/Left to Down/Right <br> 0 : Draw line from vertex a to vertex b . <br> 1: For vertical line, draw from up vertex to down vertex. For horizontal line, draw from left vertex to right vertex. |
| 22 | WO | xxh | Enable Diamond Rule for Line Drawing 0: Disable |
| 21 | WO | xxh | Enable Point Sprite <br> 0: Disable 1: Enable <br> This setting is only available for PMType "point" and "triangle point". All Points have sizes (default is 1.0), and Point Sprite only affects the texture coordinate. <br> If non-PointSprite points: <br> All the texture coordinates of point 4 vertexes are all those from FVF. <br> If PointSprite points: <br> Texture coordinate of the upper-left corner is $(0,0,0,1)$. <br> Texture coordinate of the upper-right corner is $(1,0,0,1)$. <br> Texture coordinate of the lower-left corner is $(0,1,0,1)$. <br> Texture coordinate of the lower-right corner is $(1,1,0,1)$. |
| 20 | WO | xxh | Reserved |
| 19 | WO | xxh | Enable Fog Perspective Correction 0 : Disable 1: Enable |
| 18 | WO | xxh | Enable Spectra Color Perspective Correction 0: Disable <br> 1: Enable |
| 17 | WO | xxh | Enable Diffuse Color Perspective Correction 0: Disable <br> 1: Enable |
| 16:14 | WO | xxh | Number of Render Target 000: Only RT0 <br> 001: RT0 \& RT1 <br> 010: RT0, RT1 and RT2 <br> 011: RT0, RT1, RT2 and RT3 <br> 1xx: Reserved |
| 13 | WO | xxh | Enable of Coarse Z Test 0: Disable Note that Coarse Z Test is only available for triangles, not the lines. |
| 12 | WO | xxh | Enable Vertex Cache <br> 0: Disable <br> 1: Enable |
| 11 | WO | xxh | Enable Clipping Engine <br> 0: Disable <br> 1: Enable |
| 10 | WO | xxh | Reserved |
| 9 | WO | xxh | Enable Writing Coarse Z Buffer <br> 0: Do not update the Coarse Z Buffer <br> 1: Enable |
| 8 | WO | xxh | Enable Texture Cache <br> 0: Disable Texture Cache and Clear Texture Cache <br> 1: Enable |
| 7 | WO | xxh | Enable Back Face Culling <HenBFCull> 0: Disable |
| 6 | WO | xxh | Enable Color Write <br> 0: Disable <br> 1: Enable |
| 5 | WO | xxh | Enable Anti-Aliasing <br> 0: Disable <br> 1: Enable |
| 4 | WO | xxh | Enable Stencil Test <br> 0 : Disable (Always pass) <br> 1: Enable (Depth buffer must contain stencil bits) |
| 3 | WO | xxh | Enable Z Test  <br> 0 : Disable (Always pass) Enable |
| 2 | WO | xxh | Enable Z Write <br> 0: Disable <br> 1: Enable |
| 1 | WO | xxh | Enable Stipple Pattern <br> 0: Disable <br> 1: Enable |
| 0 | WO | xxh | Enable Line Pattern  <br> 0: Disable 1: Enable |

HParaType $=01 \mathrm{~h}$, Sub-Address $=02 \mathrm{~h}$
Enable Setting 3

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 2$ | WO | xxh | Reserved |
| 1 | WO | xxh | Clear Read-Color Cache (RC Cache) <br> RC Cache will be cleared while this bit is set to 1. |
| 0 | WO | xxh | Enable Read-Color Cache <br> 0: Disable |

## $\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=03-0 F h: \text { Reserved (for Enable Setting) }) ~}$

HParaType $=01 \mathrm{~h}$, Sub-Address $=10 \mathrm{~h}$
Z Setting 1

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 0$ | WO | xxh | ZW Buffer Base Address <br> In unit of 256 bytes. |

## HParaType $=01 \mathrm{~h}$, Sub-Address $=11 \mathrm{~h}$

Z Setting 2

| $\begin{array}{\|c} \text { Bits } \\ {[23: 0]} \end{array}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23 | WO | xxh | Reserved |
| 22:13 | WO | xxh | ZW Buffer Pitch <HZWBPit> In unit of 32 bytes for linear mode. In unit of tile ( 256 bytes) for tile mode. |
| 12 | WO | xxh | Enable Reading-Z Cache <br> 0: Disable <br> 1: Enable |
| 11 | WO | xxh | Clear Reading-Z Cache |
| 10 | WO | xxh | Mode of Reading-Z Cache <br> 0: 128-bit mode <br> 1: 256-bit mode |
| 9 | WO | xxh | Z and Stencil Value are written through to BE directly <br> 0: Fully data path from PERZ through PS and RC, and then to BE <br> 1: Short data path from PERZ to BE directly |
| 8:2 | WO | xxh | Reserved |
| 1:0 | WO | xxh | Location Setting of Z Buffer <br> 00: System Local Frame Buffer (S.L.) <br> 01: System Dynamic Frame Buffer (S.F.) <br> 10: Reserved (System Memory) <br> 11: Reserved (Local Memory Local Frame Buffer (L.L.) |

## HParaType $=01 \mathrm{~h}$, Sub-Address $=12 \mathrm{~h}$

Z Setting 3

| Bits <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| 23 | WO | xxh | ZW Buffer Type <br> 0: ZW buffer stores Z value <br> 1: ZW buffer stores W value (PP replaces Z by W) |
| 22 | WO | xxh | Reserved |

## $\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=13 \mathrm{~h}}$

Z Setting 4

| $\begin{array}{\|c\|} \hline \text { Bits } \\ {[23: 0]} \\ \hline \end{array}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23 | WO | xxh | Reserved |
| 22:19 | WO | xxh | Reserved |
| 18:16 | WO | xxh | ZW Test Mode < HZWTMD> <br> 000: Z or W test never pass <br> 001: Z or W test pass if Znew < Zdst <br> 010: Z or W test pass if Znew $=$ Zdst <br> 011: Z or W test pass if Znew $\leq$ Zdst <br> 100: Z or W test pass if Znew > Zdst <br> 101: Z or W test pass if Znew $\neq \mathrm{Zdst}$ <br> 110: Z or W test pass if Znew $\geq \mathrm{Zdst}$ <br> 111: Z or W test always pass <br> Where Znew is the calculated Z value and Zd st is the Z stored in the Z buffer. |
| 15:8 | WO | xxh | Reserved |
| 7:0 | WO | xxh | Z Normalization Factor <br> The range is from 0 to 255 . By definition, Z can be divided by a value of power of 2 . Thus, it allows the input Z free from the constrain of $\mathrm{Z}<1$. <br> Z Normalization is $\mathrm{Z}=\mathrm{Zin} / 2^{\mathrm{HZNF}}$ |

## HParaType $=01 \mathrm{~h}$, Sub-Address $=14 \mathrm{~h}$

Z Setting 5

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :---: |
| $23: 0$ | WO | xxh | Lower 3 Bytes of ZW Clear Data |

## HParaType $=01 \mathrm{~h}$, Sub-Address $=15 \mathrm{~h}$

Z Setting 6

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 8$ | WO | xxh | Negative of Mask to the Zsrc's Last 16-bit Mantissa <br> Note that this mask is just implemented to the rendered Z value for format transformation, then a Z test is conducted and <br> wrote-back to Z buffer. <br> Consider the generated Z value "Zsrc[31:0]" with floating s[8].23: <br> Step1: Zsrc[15:0] = Zsrc[15:0] \& ~HZWMMSK_N[15:0] <br> Step2: Format transform Zsrc according to HZWFM <br> Step3: Z test <br> Step4: Updated Z buffer with the format transformed Zsrc if Z test is passed |
|  |  |  |  |
|  |  |  |  |
| $7: 0$ | WO | xxh | Highest Byte of ZW Clear Data |

## HParaType $=01 \mathrm{~h}$, Sub-Address $=16 \mathrm{~h}$

Z Setting 7

| $\begin{gathered} \text { Bits } \\ {[23: 0]} \end{gathered}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:0 | WO | xxh | Lower 3 Bytes of Z Bias Offset <br> With 32-bit floating format, since Z format transformation is between fixed and floating, and HZBiasOffset description is suggested to be modified as below: <br> If (HZWBFM == 32-bit fixed) <br> HZBiasOffset $=$ HZBiasOffset * $(2 \wedge 32-1) / 2 \wedge 32$ <br> Else if (HZWBFM == 24-bit fixed) <br> HZBiasOffset $=$ HZBiasOffset * $(2 \wedge 24-1) / 2 \wedge 24$ <br> Else if (HZWBFM == 16-bit fixed) <br> HZBiasOffset $=$ HZBiasOffset * $(2 \wedge 16-1) /$ 2^1 $^{2}$ |

HParaType $=01 \mathrm{~h}$, Sub-Address $=17 \mathrm{~h}$
Z Setting 8

| Bits <br> $[23: 0]$ | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | xxh | Bias Scale with 32-bit Floating Format |
| $15: 8$ | WO | xxh | Reserved |
| $7: 0$ | WO | xxh | Highest Byte of Z Bias Offset <br> SEZbias = max(Zdx, Zdy) $~ H Z B i a s S c a l e ~+~ H Z B i a s ~ O f f s e t ~$ |

HParaType $=01 \mathrm{~h}$, Sub-Address $=18 \mathrm{~h}$
Z Setting 9

| Bits <br> $[23: 0]$ | Attribute | Default |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| $23: 0$ | WO | xxh | Z Bias Scale With 32-bit Floating Format |  |

HParaType $=01 \mathrm{~h}$, Sub-Address $=19 \mathrm{~h}$
Z Setting 10

| Bits <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 0$ | WO | xxh | Low 23 Bits of Low Boundary to Clamp the Z Bias <br> With format of 32-bit floating. |

$\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=1 \mathrm{Ah}}$
Z Setting 11

| Bits <br> 23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 0$ | WO | xxh | Low 23 Bits of High Boundary to Clamp the Z Bias <br> With format of 32-bit floating. |

HParaType $=01 \mathrm{~h}$, Sub-Address $=1 \mathrm{Bh}$
Z Setting 12

| Bits <br> $[23: 0]$ | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 23 | WO | xxh | Enhance Z's Precision During PE Rendering <br> 0: Disable <br> 1: Enable |
| $22: 16$ | WO | xxh | Reserved |
| $15: 8$ | WO | xxh | High 8 Bits of High Boundary to Clamp the Z Bias <br> With format of 32-bit floating. |
| $7: 0$ | WO | xxh | High 8 Bits of Low Boundary to Clamp the Z Bias <br> With format of 32-bit floating. |

## $\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=1 \mathrm{Ch}}$

Z Setting 13

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 0$ | WO | xxh | Low 24 Bits Occlusion Count of both Z Test and Stencil Test Result |

## HParaType $=01 \mathrm{~h}$, Sub-Address $=1 \mathrm{Dh}$

Z Setting 14

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 8$ | WO | xxh | Reserved |
| $7: 0$ | WO | xxh | High 8 Bits Occlusion Count of Both Z Test and Stencil Test Result |

HParaType $=01 \mathrm{~h}$, Sub-Address $=$ 1Eh
Z Setting 15

| Bits <br> $[23: 0]$ | Attribute | Default |  |
| :---: | :---: | :---: | :---: |
| $23: 0$ | WO | xxh | Lower 24 Bits of Clip Plane's Far Value |

HParaType $=01 \mathrm{~h}$, Sub-Address $=1 \mathrm{Fh}$
Z Setting 16

| Bits <br> $[23: 0]$ | Attribute | Default |  |
| :---: | :---: | :---: | :---: |
| $23: 0$ | WO | xxh | Lower 24 Bits of Clip Plane's Near Value |

## HParaType $=01 \mathrm{~h}$, Sub-Address $=20 \mathrm{~h}$

Z Setting 17

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | xxh | Reserved |
| $15: 8$ | WO | xxh | Higher 8 Bits of Clip Plane's Far Value <br> With format of 32-bit floating. |
| $7: 0$ | WO | xxh | Higher 8 Bits of Clip Plane’s Near Value <br> With format of 32-bit floating. <br> Check each pixel's Z value before depth testing, and remove this pixel if it's out of the range. <br> If (Z > HZClipFar \| Z < HZClipNear) <br> Drop this pixel <br> Else <br> Do Depth Testing <br> Note that this check is in higher priority than "Z Window". |

HParaType $=01 \mathrm{~h}$, Sub-Address $=\mathbf{2 3 h}$
Stencil Setting 1

| Bits <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | xxh | Stencil Test Reference Value for Clock-Wise Face <HSTCWREF> <br> This value is a positive 8-bit fixed point number with range from 0 to 255, which is used for Stencil Test as the comparison <br> result between Stencil and HSTCWREF. |
| $15: 8$ | WO | xxh | Stencil Test Operation Mask for Clock-Wise Face <HSTCWOPMSK> <br> Indicates the comparison result between (Stencil \& HSTOPMSK) and (HSTREF \& HSTOPMSK). <br> If Clockwise: <br> HSTOPMSK = HSTCWOPMSK <br> HSTREF= HSTCWREF <br> Else: <br> HSTOPMSK = HSTCCWOPMSK <br> HSTREF = HSTCCWREF |
| $7: 0$ | WO | xxh | Stencil Buffer Bit Mask for Clock-Wise Face <HSTCWBMSK> <br> If this bit = 0, the corresponding bit in the stencil buffer cannot be changed. Otherwise, it can be changed. |

## $\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=\mathbf{2 4 h}}$

Stencil Setting 2

| $\begin{array}{\|c} \text { Bits } \\ {[23: 0]} \end{array}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:19 | WO | xxh | Reserved |
| 18:16 | WO | xxh | Stencil Test Mode for Clock-Wise Face <br> 000: Stencil Test never pass <br> 001: Stencil Test pass if (HSTCWREF \& HSTCWOPMSK) < (Stencil \& HSTCWOPMSK) <br> 010: Stencil Test pass if (HSTCWREF \& HSTCWOPMSK) = (Stencil \& HSTCWOPMSK) <br> 011: Stencil Test pass if (HSTCWREF \& HSTCWOPMSK) $\leq$ (Stencil \& HSTCWOPMSK) <br> 100: Stencil Test pass if (HSTCWREF \& HSTCWOPMSK) > (Stencil \& HSTCWOPMSK) <br> 101: Stencil Test pass if (HSTCWREF \& HSTCWOPMSK) $=$ (Stencil \& HSTCWOPMSK) <br> 110: Stencil Test pass if (HSTCWREF \& HSTCWOPMSK) $\geq$ (Stencil \& HSTCWOPMSK) <br> 111: Stencil Test always pass |
| 15:9 | WO | xxh | Reserved |
| 8:6 | WO | xxh | Stencil Operation for Stencil Test Fail for Clock-Wise Face 000: KEEP <br> 001: ZERO <br> 010: REPLACE <br> 011: INCRSAT <br> 100: DECRSAT <br> 101: INVERT <br> 110: INCR <br> 111: DECR |
| 5:3 | WO | xxh | Stencil Operation for Stencil Test Pass and Z Test Fail for Clock-Wise Face <br> 000: KEEP <br> 001: ZERO <br> 010: REPLACE <br> 011: INCRSAT <br> 100: DECRSAT <br> 101: INVERT <br> 110: INCR <br> 111: DECR |
| 2:0 | WO | xxh | Stencil Operation for Stencil Test Pass and Z Test Pass for Clock-Wise Face 000: KEEP <br> 001: ZERO <br> 010: REPLACE <br> 011: INCRSAT <br> 100: DECRSAT <br> 101: INVERT <br> 110: INCR <br> 111: DECR |

## HParaType $=01 \mathrm{~h}$, Sub-Address $=\mathbf{2 5 h}$

Stencil Setting 3

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | xxh | Stencil Test Reference Value for Counter-Clock-Wise Face <HSTCCWREF> <br> This value is a positive 8-bit fixed point number with range from 0 to 255, which is used for Stencil Test as the comparison <br> result between Stencil and HSTCCWREF. |
| $15: 8$ | WO | xxh | Stencil Test Operation Mask for Counter-Clock-Wise Face <HSTCCWOPMSK> <br> Indicates the comparison result between (Stencil \& HSTCCWOPMSK) and (HSTCCWREF \& HSTCCWBMSK). |
| $7: 0$ | WO | xxh | Stencil Buffer Bit Mask for Counter-Clock-Wise Face <HSTCCWBMSK> <br> If this bit = 0, the corresponding bit in the stencil buffer cannot be changed. Otherwise, it can be changed. |

## $\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=26 \mathrm{~h}}$

Stencil Setting 4

| $\begin{gathered} \text { Bits } \\ \text { [23:0] } \end{gathered}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:19 | WO | xxh | Reserved |
| 18:16 | WO | xxh | Stencil Test Mode for Counter-Clock-Wise Face <br> 000: Stencil Test never pass <br> 001: Stencil Test pass if (HSTCCWREF \& HSTCCWOPMSK) < (Stencil \& HSTCCWOPMSK) <br> 010: Stencil Test pass if (HSTCCWREF \& HSTCCWOPMSK) = (Stencil \& HSTCCWOPMSK) <br> 011: Stencil Test pass if (HSTCCWREF \& HSTCCWOPMSK) $\leq$ (Stencil \& HSTCCWOPMSK) <br> 100: Stencil Test pass if (HSTCCWREF \& HSTCCWOPMSK) > (Stencil \& HSTCCWOPMSK) <br> 101: Stencil Test pass if (HSTCCWREF \& HSTCCWOPMSK) $\neq$ (Stencil \& HSTCCWOPMSK) <br> 110: Stencil Test pass if (HSTCCWREF \& HSTCCWOPMSK) $\geq$ (Stencil \& HSTCCWOPMSK) <br> 111: Stencil Test always pass |
| 15:9 | WO | xxh | Reserved |
| 8:6 | WO | xxh | Stencil Operation for Stencil Test Fail for Counter-Clock-Wise Face 000: KEEP <br> 001: ZERO <br> 010: REPLACE <br> 011: INCRSAT <br> 100: DECRSAT <br> 101: INVERT <br> 110: INCR <br> 111: DECR |
| 5:3 | WO | xxh | Stencil Operation for Stencil Test Pass and Z Test Fail for Counter-Clock-Wise Face <br> 000: KEEP <br> 001: ZERO <br> 010: REPLACE <br> 011: INCRSAT <br> 100: DECRSAT <br> 101: INVERT <br> 110: INCR <br> 111: DECR |
| 2:0 | WO | xxh | Stencil Operation for Stencil Test Pass and Z Test Pass for Counter-Clock-Wise Face 000: KEEP <br> 001: ZERO <br> 010: REPLACE <br> 011: INCRSAT <br> 100: DECRSAT <br> 101: INVERT <br> 110: INCR <br> 111: DECR |

HParaType $=01 \mathrm{~h}$, Sub-Address $=27 \mathrm{~h}$
Setting for Fast-Z-Clear 1

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | xxh | Reserved |
| $15: 12$ | WO | xxh | Index of ZW Buffer for Current Scene |
| $11: 8$ | WO | xxh | Length of HZWBIdx in Unit of Bit <br> 0000: Disable ZW buffer index <br> 0001: Use the LSB 1 bit as ZW buffer index <br> 0010: Use the LSB 2 bits as ZW buffer index <br> 0011: Use the LSB 3 bits as ZW buffer index <br> 0100: Use the LSB 4 bits as ZW buffer index <br> 1111~0101: Reserved |
| $7: 1$ |  | WO | xxh |
|  |  | Reserved |  |
| 0 | WO | xxh | Enable Fast-Z-Clear <br> 0: Disable <br> $1:$ Enable |

## HParaType $=01 \mathrm{~h}$, Sub-Address $=28 \mathrm{~h}$

Setting for Fast-Z-Clear 2

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 0$ | WO | xxh | Stencil Buffer's Base Address <HSTBas> <br> In unit of 256 bytes. The pitch of the separated stencil buffer is just the setting of the Z buffer pitch. Since there is only <br> Z24S8 format for the stencil value, the Z must be 32 bpp wnen separated stencil buffer is enabled. No matter Z buffer is in <br> linear or tile mode, the HZWBPit is just (W+7) >> 3, where W is the screen coordinate. <br> E3R(W)STADR = HSTBas*256 + Y[10:3]*HZWBPit*64 + X[10:3]*64 + Y[2:1]*16 |
|  |  |  |  |
|  |  |  |  |

HParaType $=01 \mathrm{~h}$, Sub-Address $=29 \mathrm{~h}$
Setting for Coarse Z Test Function 1

| Bits <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| 23 | WO | xxh | Force CZ Retest If Original Is "Reject" and the Related Primitive Is Clock-Wise <br> Force the CZ result as "ReTEST" if original is "REJECT" and the related primitive is Clock-Wise. <br> 0: Normal CZ test <br> $1:$ Never reject |
| 22 | WO | xxh | Force CZ Retest If Original Is "Pass" and the Related Primitive Is Clock-Wise Force the CZ result as "ReTEST" if <br> original is "Pass" and the related primitive is <br> Clock-Wise. <br> 0: Normal CZ test <br> $1:$ Never pass |
| $21: 20$ | WO | xxh | Coarse Z Buffer Location Setting <br> 00: System Local Frame Buffer (S.L.) <br> 01: System Dynamic Frame Buffer (S.F.) <br> $10:$ Reserved (System Memory) <br> 11: Reserved (Local Memory Local Frame Buffer (L.L.) |
| $19: 18$ | WO | xxh | Reserved |

$\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=2 \mathrm{Ah}}$
Setting for Coarse Z Test Function 2

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 0$ | WO | xxh | Description |
|  |  |  | Coarse Z Buffer's Base Address <br> In unit of 256 bytes. <br> E3R(W)CZADR = HCZBas*256 + Y*HCZPit*32 $+(2 * \mathrm{X}) * 16$ |

HParaType $=01 \mathrm{~h}$, Sub-Address $=\mathbf{3 3 h}$
Alpha Setting 1

| $\begin{gathered} \text { Bits } \\ {[23: 0]} \end{gathered}$ | Attribute | Default |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 23:15 | WO | xxh | Reserved |  |
| 14:12 | WO | xxh | Alpha Test Mode <br> 000: Alpha test never pass <br> 001: Alpha test pass if Anew < HATREF (bits [10:0]) <br> 010: Alpha test pass if Anew = HATREF <br> 011:A lpha test pass if Anew $\leq$ HATREF <br> 100: Alpha test pass if Anew > HATREF <br> 101: Alpha test pass if Anew $\neq$ HATREF <br> 110: Alpha test pass if Anew $\geq$ HATREF <br> 111: Alpha test always pass |  |
| 11 | WO | xxh | Reserved |  |
| 10:0 | WO | xxh | Alpha Test Reference Value <HATREF> Positive fixed-point from 0.0 to 1.0. |  |

## HParaType $=01 \mathrm{~h}$, Sub-Address $=\mathbf{3 4 h}$

## Alpha Setting 2

Alpha Blending Equation of RGB:
Equation of RGB: Cout $=\left(\left(\mathrm{AB} \_\mathrm{FCa} * \mathrm{AB} \_\mathrm{Ca}\right) \mathrm{AB} \_\mathrm{Cop}\left(\mathrm{AB} \_\mathrm{FCb} * \mathrm{AB} \_\mathrm{Cb}\right)\right)$
If (HABLCsat $=$ false $)$ Clamp Cout to 1.0 to 0.0

| $\begin{gathered} \text { Bits } \\ {[23: 0]} \end{gathered}$ | Attribute | Default | Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 23:17 | WO | xxh | Reserved |  |  |  |
| 16 | WO | xxh | RGB Saturation Control of Alpha Blending Calculation <HABLCsat> <br> 0 : Cout will be clamp to $0.0 \sim 1.0$ <br> 1: Cout will not be clamp to $0.0 \sim 1.0$ |  |  |  |
| 15:10 | WO | xxh | Ca of Alpha Blending Equation <HABLCa> HABLCa[5:4] Reserved |  |  |  |
|  |  |  | HABLCa[3:0] | R_of_OPCa | G_of_OPCa | B_of_OPCa |
|  |  |  | 0001 | Rsrc | Gsrc | Bsrc |
|  |  |  | 0001 | Rdst | Gdst | Bdst |
|  |  |  | 0101 | R of HABLRca | G of HABLRCa | B of HABLRCa |
|  |  |  | 0110 | min (Rsrc, Rdst) | min (Gsrc, Gdst) | min (Bsrc, Bdst) |
|  |  |  | 0111 | max (Rsrc, Rdst) | max (Gsrc, Gdst) | max (Bsrc, Bdst) |
|  |  |  | Others | Reserved | Reserved | Reserved |
| 9:4 | WO | xxh | FCa of Alpha Blending Equation <HABLFCa> |  |  |  |
|  |  |  | HABLFCa[5:4] | R of AB_Fca | G of AB_FCa | B of AB_FCa |
|  |  |  | 00 | R_of_OPFCa | G_of_OPFCa | B_of_OPFCa |
|  |  |  | 01 | 1.0 - R_of_OPFCa | $\begin{aligned} & 1.0- \\ & \text { G_of_OPFCa } \end{aligned}$ | 1.0 - B_of_OPFCa |
|  |  |  | 11 | Reserved | Reserved | Reserved |
|  |  |  | Other | Reserved | Reserved | Reserved |
|  |  |  | HABLFCa[3:0] | R_of_OPFCa | G_of_OPFCa | B_of_OPFCa |
|  |  |  | 0000 | Rsrc | Gsrc | Bsrc |
|  |  |  | 0001 | Rdst | Gdst | Bdst |
|  |  |  | 0010 | Asrc | Asrc | Asrc |
|  |  |  | 0011 | Adst | Adst | Adst |
|  |  |  | 0101 | R of HABLRFCa | G of HABLRFCa | B of HABLRFCa |
|  |  |  | 1000 | $\begin{aligned} & \min (\text { Asrc, } 1- \\ & \text { Adst) } \end{aligned}$ | $\begin{aligned} & \min (\text { Asrc, } 1- \\ & \text { Adst) } \end{aligned}$ | $\begin{aligned} & \min (\text { Asrc, } 1- \\ & \text { Adst) } \end{aligned}$ |
|  |  |  | Others | Reserved | Reserved | Reserved |
| 3:0 | WO | xxh | Reserved |  |  |  |

HParaType $=01 \mathrm{~h}$, Sub-Address $=\mathbf{3 5 h}$
Alpha Setting 3


## $\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=36 \mathrm{~h}}$

Alpha Setting 4
Equation of A:
Equation of RGB:
Aout $=\left(\left(\mathrm{AB} \_\mathrm{FAa} * \mathrm{AB} \_\mathrm{Aa}\right) \mathrm{AB} \_\right.$Aop (AB_FAb $*$ AB_Ab) $)$
If (HABLAsat = false) Clamp Aout to 1.0 to 0.0

$\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=\mathbf{3 7 h}}$
Alpha Setting 5

| $\begin{array}{\|c} \text { Bits } \\ {[23: 0]} \end{array}$ | Attribute | Default |  |  | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 23:16 | WO | xxh | Reserved |  |  |
| 15:14 | WO | xxh | Aop of Alpha Blending Equation <HABLAop> |  |  |
|  |  |  | HABLAop | AB_Aop |  |
|  |  |  | 00 | + |  |
|  |  |  | 01 | - |  |
|  |  |  | 10 | Max |  |
|  |  |  | 11 | Min |  |
| 13:8 | WO | xxh | Ab of Alpha Blen HABLAb[5:4] Re | n <HABLAb> |  |
|  |  |  | HABLAb[3:0] | OPAb |  |
|  |  |  | 0000 | 0 |  |
|  |  |  | 0001 | Asrc |  |
|  |  |  | 0010 | Adst |  |
|  |  |  | 1000 | min (Asrc, 1-Adst) |  |
|  |  |  | 1001 | HABLRAb |  |
|  |  |  | 1111-1001 | Reserved |  |
|  |  |  | Others | Reserved |  |
| 7:2 | WO | xxh | FAb of Alpha Ble | on <HABLFAb> |  |
|  |  |  | HABLFAb[5:4] | AB_FAb |  |
|  |  |  | 00 | OPFAb |  |
|  |  |  | 01 | 1 - OPFAb |  |
|  |  |  | Others | Reserved |  |
|  |  |  | HABLFAb[3:0] | OPFAb |  |
|  |  |  | 0000 | 0 |  |
|  |  |  | 0001 | Asrc |  |
|  |  |  | 0010 | Adst |  |
|  |  |  | 1000 | min (Asrc, 1-Adst) |  |
|  |  |  | 1001 | HABLRFAb |  |
|  |  |  | Others | Reserved |  |
| 1:0 | WO | xxh | Reserved |  |  |

## HParaType $=01 \mathrm{~h}$, Sub-Address $=\mathbf{3 8 h}$

Alpha Setting 6

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 23 | WO | xxh | Reserved |
| $22: 12$ | WO | xxh | G of HABLRCa <br> This is an 11-bit positive fixed-point number from 0.0 to 1.0. |
| 11 | WO | xxh | Reserved |
| $10: 0$ | WO | xxh | B of HABLRCa <br> This is an 11-bit positive fixed-point number from 0.0 to 1.0. |

HParaType $=01 \mathrm{~h}$, Sub-Address $=\mathbf{3 9 h}$

## Alpha Setting 7

| Bits <br> $[23: 0]$ | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| 23 | WO | xxh | Reserved |
| $22: 12$ | WO | xxh | R of HABLRFCa <br> This is an 11-bit positive fixed-point number from 0.0 to 1.0. |
| 11 | WO | xxh | Reserved |
| $10: 0$ | WO | xxh | R of HABLRCa <br> This is an 11-bit positive fixed-point number from 0.0 to 1.0. |

$\underline{\text { HParaType }=01 h, \text { Sub-Address }=3 A h}$
Alpha Setting 8

| Bits <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| 23 | WO | xxh | Reserved |
| $22: 12$ | WO | xxh | G of HABLRFCa <br> This is an 11-bit positive fixed-point number from 0.0 to 1.0. |
| 11 | WO | xxh | Reserved |
| $10: 0$ | WO | xxh | B of HABLRFCa <br> This is an 11-bit positive fixed-point number from 0.0 to 1.0. |

## $\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=3 \mathrm{Bh}}$

Alpha Setting 9

| Bits <br> $[23: 0]$ | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 23 | WO | xxh | Reserved |
| $22: 12$ | WO | xxh | G of HABLRCb <br> This is an 11-bit positive fixed-point number from 0.0 to 1.0. |
| 11 | WO | xxh | Reserved |
| $10: 0$ | WO | xxh | B of HABLRCb <br> This is an 11-bit positive fixed-point number from 0.0 to 1.0. |

## $\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=3 \mathrm{Ch}}$

Alpha Setting 10

| Bits <br> $[23: 0]$ | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 23 | WO | xxh | Reserved |
| $22: 12$ | WO | xxh | R of HABLRFCb <br> This is an 11-bit positive fixed-point number from 0.0 to 1.0. |
| 11 | WO | xxh | Reserved |
| $10: 0$ | WO | xxh | R of HABLRCb <br> This is an 11-bit positive fixed-point number from 0.0 to 1.0. |

## $\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=3 \mathrm{Dh}}$

 Alpha Setting 11| Bits <br> $[23: 0]$ | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| 23 | WO | xxh | Reserved |
| $22: 12$ | WO | xxh | G of HABLRFCb <br> This is an 11-bit positive fixed-point number from 0.0 to 1.0. |
| 11 | WO | xxh | Reserved |
| $10: 0$ | WO | xxh | B of HABLRFCb <br> This is an 11-bit positive fixed-point number from 0.0 to 1.0. |

## HParaType $=01 \mathrm{~h}$, Sub-Address $=$ 3Eh

Alpha Setting 12

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 23 | WO | xxh | Reserved |
| $22: 12$ | WO | xxh | Constant Register of Aa <br> This is an 11-bit positive fixed-point number from 0.0 to 1.0. |
| 11 | WO | xxh | Reserved |
| $10: 0$ | WO | xxh | Constant Register of FAa <HABLRFAa> <br> This is an 11-bit positive fixed-point number from 0.0 to 1.0. |

$\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=3 F h}$
Alpha Setting 13

| Bits <br> $[23: 0]$ | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 23 | WO | xxh | Reserved |
| $22: 12$ | WO | xxh | Constant Register of Ab <HABLRAb> <br> This is an 11-bit positive fixed-point number from 0.0 to 1.0. |
| 11 | WO | xxh | Reserved |
| $10: 0$ | WO | xxh | Constant Register of FAb <HABLRFAb> <br> This is an 11-bit positive fixed-point number from 0.0 to 1.0. |

$\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address 40-4Fh: Reserved (for Alpha Setting) }}$
$\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=50 \mathrm{~h}}$
Destination Setting - Render Target 0 - Setting 1

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 0$ | WO | xxh | Render Target0's Base Address <br> In unit of 256 bytes. |

HParaType $=01 \mathrm{~h}$, Sub-Address $=51 \mathrm{~h}$
Destination Setting - Render Target 0 - Setting 2

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 23 | WO | xxh | Memory Mode of Render Target 0 <br> 0: Linear mode <br> 1: Tile mode |
| 22 | WO | xxh | Render Target0’s Tile Is 16-pixel High <HMRT0TileH16> <br> 0: Normal 8-pixel high <br> $1: 16-p i x e l ~ h i g h ~$ |
| $21: 20$ | WO | xxh | Location Setting of Render Target 0 <br> 00: System Local Frame Buffer (S.L.) <br> 01: System Dynamic Frame Buffer (S.F.) <br> 10: Reserved (System Memory) <br> 11: Reserved (Local Memory Local Frame Buffer (L.L.) |
| $19: 0$ | WO | xxh | Reserved |

## HParaType $=01 \mathrm{~h}$, Sub-Address $=52 \mathrm{~h}$

Destination Setting - Render Target 0 - Setting 3



| 15 | WO | xxh |  |
| :---: | :---: | :---: | :---: |
| 14:13 | WO | xxh | Reserved |
| 12 | WO | xxh | Saturation of PS's Output for Render Target "M" <br> 0 : Clamp PS's output color oCm to related render tager format's range <br> For format ARGB and Luminance: MINVALUE $=0.0$, MAXVALUE $=1.0$. <br> For 16-bit floating color format: MINVALUE $=16^{\prime}$ hFBFF, MAXVALUE $=16^{\prime}$ 'h7BFF. <br> For 32-bit floating color format: MINVALUE = 32’h7F7FFFFF, MAXVALUE =32'hFF7FFFFF. <br> Clamped Value $=\min ($ MAXVALUE, $\max (o C m$, MINVALUE $))$ <br> Note if oCm is "NAN", clamped value is MINVALUE. <br> 1: oCm doesn't clamp |
| 11:10 | WO | xxh | Reserved |
| 9:0 | WO | xxh | Render Target0's Pitch <br> In unit of 32 bytes for linear mode. <br> In unit of tile ( 256 bytes or 512 bytes depend on HMRT0TileH16) for tile mode. |

HParaType $=01 \mathrm{~h}$, Sub-Address $=53 \mathrm{~h}$
Destination Setting - Render Target 0 - Setting 4

| $\begin{gathered} \text { Bits } \\ {[23: 0]} \end{gathered}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23 | WO | xxh | Render Target0's Y Inverse for Dither <br> 0 : Not inverse <br> 1: Inverse |
| 22:21 | WO | xxh | Render Target0's Y Bias for Dither |
| 20 | WO | xxh | Render Target0's X Inverse for Dither <br> 0 : Not inverse <br> 1: Inverse |
| 19:18 | WO | xxh | Render Target0's X Bias for Dither |
| 17 | WO | xxh | Reserved |
| 16:15 | WO | xxh | Render Target0's Dither Mode <br> 00 : Dither Table with multiplied by $(2 \wedge n-1)$ <br> 10: Rounding with multiplied by $\left(2^{\wedge} \mathrm{n}-1\right)$ <br> 01: Dither Table without multiplied by $\left(2^{\wedge} n-1\right)$ <br> 11: Rounding without multiplied by $\left(2^{\wedge} n-1\right)$ |
| 14:12 | WO | xxh | Reserved |
| 11:8 | WO | xxh | Render Target0's Raster Operation  <br> 0000: BLACK 0 <br> 0001: NOT_MERGE_PEN DPon <br> 0010: MASK_NOT_PEN DPna <br> 0011: NOT_COPY_PEN Pn <br> 0100: MASK_PEN_NOT PDna <br> 0101: NOT Dn <br> 0110: XOR_PEN DPx <br> 0111: NOT_MASK_PEN DPan <br> 1000: MASK_PEN DPa <br> 1001: NOT_XOR_PEN DPxn <br> 1010: NOP D <br> 1011: MERGE_NOT_PEN DPno <br> 1100: COPY_PEN P <br> 1101: MERGE_PEN_NOT PDno <br> 1110: MERGE_PEN DPo <br> 1111: WHITE 1 |
| 7 | WO | xxh | Reserved |
| 6 | WO | xxh | ```DeGamma for Render Target0's Reading Color 0: Disable 1: Enable. Use one-by-one mapping to deGamma the readen color from 2.2 to 1.0 color field before alpha blending operation.``` |
| 5:4 | WO | xxh | Render Target0 is SRGB <br> 00: Gamma 1.0 field. Disable Gamma correction of writing back color. <br> 01: Gamma correction enabled. Use one-by-one mapping to transform the color to gamma 2.2 field before written back to color buffer. <br> 10: Gamme correction enabled. Use Gamma Table "HGTWC" to transform each color channel to a specific color field before written back to color buffer. <br> 11: Reserved |
| 3 | WO | xxh | Mask of Render Target0's Alpha Channel <br> 0: The relative data bit will remain the same in Frame Buffer <br> 1: The relative data bit will be updated by a new calculated number |
| 2 | WO | xxh | Mask of Render Target0's Red Channel <br> 0: The relative data bit will remain the same in Frame Buffer <br> 1: The relative data bit will be updated by a new calculated number |
| 1 | WO | xxh | Mask of Render Target0's Green Channel <br> 0: The relative data bit will remain the same in Frame Buffer <br> 1: The relative data bit will be updated by a new calculated number |
| 0 | WO | xxh | Mask of Render Target0's Blue Channel <br> 0: The relative data bit will remain the same in Frame Buffer <br> 1: The relative data bit will be updated by a new calculated number |

HParaType $=\mathbf{0 1 h}$, Sub-Address $=54-57 h:$ Reserved (for Destination Setting - Render Target 0 )

HParaType $=01 \mathrm{~h}$, Sub-Address $=58 \mathrm{~h}$
Destination Setting - Render Target 1 - Setting 1

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 0$ | WO | xxh | Render Target1's Base Address <br> In unit of 256 bytes. |

HParaType $=01 \mathrm{~h}$, Sub-Address $=59 \mathrm{~h}$
Destination Setting - Render Target 1 - Setting 2

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 23 | WO | xxh | Memory Mode of Render Target 1 <br> $0:$ Linear mode <br> $1:$ Tile mode |
| 22 | WO | xxh | Render Target1's Tile is 16-Pexel high <HMRT1TileH16> <br> $0:$ Normal 8-pixel high <br> $1: 16-p i x e l ~ h i g h ~$ |
| $21: 0$ | WO | xxh | Reserved |

$\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=5 \mathrm{Ah}}$
Destination Setting - Render Target 1 - Setting 3

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | xxh | Render Target1's Format <br> The definition is same as Render Target0's Format. <br> Please refer to HParaType 01h, Sub-Address 52h bits [23:16] for details. |
| 15 | WO | xxh | Color Extending Mode (Excluding Alpha) <br> 0: Extending with high color bit (Translate to 1.10 format) <br> 1: Extending with zero <br> Please refer to HParaType 01h, Sub-Address 52h bit [15] for details. |
| $14: 13$ | WO | xxh | Reserved |
| 12 | WO | xxh | Saturation of PS's Output for Render Target "M"' <br> 0: Clamp PS's output color oCm to related render tager format's range <br> For format ARGB and Luminance: MINVALUE = 0.0, MAXVALUE = 1.0 <br> For 16-bit floating color format: MINVALUE = 16'hFBFF, MAXVALUE = 16'h7BFF <br> For 32-bit floating color format: MINVALUE = 32'h7F7FFFFF, MAXVALUE =32'hFF7FFFFF <br> Clamped Value = min(MAXVALUE, max(oCm, MINVALUE)) <br> Note if oCm is "NAN", clamped value is MINVALUE |
| $11: 10$ | WO | xxh | 1: oCm doesn't clamp <br> Reserved |
| $9: 0$ | WO | xxh | Render Target1's Pitch <br> In unit of 32 bytes for linear mode. <br> In unit of tile (256 bytes or 512 bytes depend on HMRT1TileH16) for tile mode. |

HParaType $=01 \mathrm{~h}$, Sub-Address $=5 \mathrm{Bh}$
Destination Setting - Render Target 1 - Setting 4

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 23 | WO | xxh | Render Target1's Y Inverse for Dither <br> 0: Not inverse <br> $1:$ Inverse |
| $22: 21$ | WO | xxh | Render Target1's Y Bias for Dither |
| 20 | WO | xxh | Render Target1's X Inverse for Dither <br> $0:$ Not inverse <br> $1:$ Inverse |
| $19: 18$ | WO | xxh | Render Target1's X Bias for Dither |
| 17 | WO | xxh | Reserved |
| $16: 15$ | WO | xxh | Render Target1's Dither Mode <br> 00: Dither Table with multiplied by $(2 \wedge n-1)$ <br> $10:$ Rounding with multiplied by $(2 \wedge n-1)$ <br> $01:$ Dither Table without multiplied by $(2 \wedge n-1)$ <br> $11:$ Rounding without multiplied by $(2 \wedge n-1)$ |
| $14: 12$ | WO | xxh | Reserved |


| 11:8 | WO | xxh | Render Target1's Raster Operation 0000: BLACK <br> 0001: NOT_MERGE_PEN <br> 0010: MASK_NOT_PEN <br> 0011: NOT_COPY_PEN <br> 0100: MASK_PEN_NOT <br> 0101: NOT <br> 0110: XOR_PEN <br> 0111: NOT_MASK_PEN <br> 1000: MASK_PEN <br> 1001: NOT_XOR_PEN <br> 1010: NOP <br> 1011: MERGE_NOT_PEN <br> 1100: COPY_PEN <br> 1101: MERGE_PEN_NOT <br> 1110: MERGE_PEN <br> 1111: WHITE | 0 <br> DPon <br> DPna <br> Pn <br> PDna <br> Dn <br> DPx <br> DPan <br> DPa <br> DPxn <br> D <br> DPno <br> P <br> PDno <br> DPo <br> 1 |
| :---: | :---: | :---: | :---: | :---: |
| 7 | WO | xxh | Reserved |  |
| 6 | WO | xxh | DeGamma for Render Target1's Re <br> 0: Disable <br> 1: Enable. Use one-by-one mapping to | g Color <br> Gamma th |
| 5:4 | WO | xxh | Render Target1 is SRGB <br> 00: Gamma 1.0 field. Disable Gamma <br> 01: Gamma correction enabled. Use o color buffer <br> 10: Gamme correction enabled. Use G written back to color buffer <br> 11: Reserved | ection of -one ma <br> a Table |
| 3 | WO | xxh | Mask of Render Target1's Alpha Ch 0: The relative data bit will remain the <br> 1: The relative data bit will be updated | el <br> e in Fra new ca |
| 2 | WO | xxh | Mask of Render Target1's Red Chan 0 : The relative data bit will remain the <br> 1: The relative data bit will be updated |  |
| 1 | WO | xxh | Mask of Render Target1's Green Ch <br> 0 : The relative data bit will remain the <br> 1: The relative data bit will be updated | el <br> in Fram <br> new cal |
| 0 | WO | xxh | Mask of Render Target1's Blue Cha <br> 0 : The relative data bit will remain the <br> 1: The relative data bit will be updated |  |

$\underline{\text { HParaType }=\mathbf{0 1 h}, \text { Sub-Address }=\text { 5C-5Fh: Reserved }(\text { for Destination Setting }- \text { Render Target } \mathbf{1}) ~}$

HParaType $=01 \mathrm{~h}$, Sub-Address $=60 \mathrm{~h}$
Destination Setting - Render Target 2 - Setting 1

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 0$ | WO | xxh | Render Target2's Base Address <br> In unit of 256 bytes. |

HParaType $=01 \mathrm{~h}$, Sub-Address $=61 \mathrm{~h}$
Destination Setting - Render Target 2 - Setting 2

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 23 | WO | xxh | Memory Mode of Render Target 2 <br> 0: Linear mode <br> 1: Tile mode |
| 22 | WO | xxh | Render Target2's Tile is 16-pexel high <HMRT2TileH16> <br> 0: Normal 8-pixel high <br> $1: 16-p i x e l ~ h i g h ~$ |
| $21: 0$ | WO | xxh | Reserved |

HParaType $=01 \mathrm{~h}$, Sub-Address $=62 \mathrm{~h}$
Destination Setting - Render Target 2 - Setting 3

| Bits <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | xxh | Render Target2's Format <br> The definition is same as Render Target0's Format. <br> Please refer to HParaType 01h, Sub-Address 52h bits [23:16] for details. |
| 15 | WO | xxh | Color Extending Mode (Excluding Alpha) <br> $0:$ Extending with high color bit <br> $1:$ Extending with zero <br> Please refer to HParaType 01h, Sub-Address 52h bit [15] for details. |
| $14: 13$ | WO | xxh | Reserved |

HParaType $=01 \mathrm{~h}$, Sub-Address $=63 \mathrm{~h}$
Destination Setting - Render Target 2 - Setting 4


| 5:4 | WO | xxh | Render Target2 is SRGB <br> 00: Gamma 1.0 field. Disable Gamma correction of writing back color <br> 01: Gamma correction enabled. Use one-by-one mapping to transform the color to gamma 2.2 field before written back to color buffer <br> 10: Gamme correction enabled. Use Gamma Table "HGTWC" to transform each color channel to a specific color field before written back to color buffer <br> 11: Reserved |
| :---: | :---: | :---: | :---: |
| 3 | WO | xxh | Mask of Render Target2's Alpha Channel <br> 0: The relative data bit will remain the same in Frame Buffer <br> 1: The relative data bit will be updated by a new calculated number |
| 2 | WO | xxh | Mask of Render Target2's Red Channel <br> 0: The relative data bit will remain the same in Frame Buffer <br> 1: The relative data bit will be updated by a new calculated number |
| 1 | WO | xxh | Mask of Render Target2's Green Channel <br> 0: The relative data bit will remain the same in Frame Buffer <br> 1: The relative data bit will be updated by a new calculated number |
| 0 | WO | xxh | Mask of Render Target2's Blue Channel <br> 0: The relative data bit will remain the same in Frame Buffer <br> 1: The relative data bit will be updated by a new calculated number |

## $\underline{\text { HParaType }=01 h, \text { Sub-Address }=\mathbf{6 4 - 6 7 h}: \text { Reserved }(\text { for Destination Setting }- \text { Render Target } 2 \text { ) }) ~}$

## HParaType $=\mathbf{0 1 h}$, Sub-Address $=\mathbf{6 8 h}$

Destination Setting - Render Target 3 - Setting 1

| Bits <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 0$ | WO | xxh | Render Target3's Base Address <br> In unit of 256 bytes. |

HParaType $=01 \mathrm{~h}$, Sub-Address $=69 \mathrm{~h}$
Destination Setting - Render Target 3 - Setting 2
\(\left.$$
\begin{array}{|c|c|c|l||}\hline \begin{array}{c}\text { Bits } \\
\text { [23:0] }\end{array} & \text { Attribute } & \text { Default } & \\
\hline \hline 23 & \text { WO } & \text { xxh } & \begin{array}{l}\text { Memory Mode of Render Target 3 } \\
\text { 0: Linear mode } \\
\text { 1: Tile mode }\end{array}
$$ <br>
\hline 22 \& WO \& xxh \& \begin{array}{l}Render Target3's Tile is 16-pexel high <HMRT3TileH16> <br>
0: Normal 8-pixel high <br>

1: 16-p i x e l ~ h i g h ~\end{array}\end{array}\right]\)| <Hen |
| :--- |
| $21: 0$ |
| WO |

$\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=6 \mathrm{Ah}}$
Destination Setting - Render Target 3 - Setting 3

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | xxh | Render Target3's Format <br> The definition is same as Render Target0's Format. <br> Please refer to HParaType 01h, Sub-Address 52h bits [23:16] for details. |
| 15 | WO | xxh | Color Extending Mode (Excluding Alpha) <br> 0: Extending with high color bit <br> $1:$ Extending with zero <br> Please refer to HParaType 01h, Sub-Address 52h bit [15] for details. |
| $14: 13$ | WO | xxh | Reserved |
| 12 | WO | xxh | Saturation of PS's Output for Render Target "M" <br> 0: Clamp PS's output color oCm to related render tager format's range. <br> For format ARGB and Luminance: MINVALUE = 0.0, MAXVALUE = 1.0 <br> For 16-bit floating color format: MINVALUE = 16'hFBFF, MAXVALUE = 16'h7BFF <br> For 32-bit floating color format: MINVALUE = 32'h7F7FFFFF, MAXVALUE =32'hFF7FFFFF <br> Clamped Value = min(MAXVALUE, max(oCm, MINVALUE)) <br> Note if oCm is "NAN", clamped value is MINVALUE |
| $11: 10$ | WO | xxh |  |


| $9: 0$ | WO | xxh | Render Target3's Pitch <br> In unit of 32 bytes for linear mode. <br> In unit of tile (256 bytes or 512 bytes depend on HMRT3TileH16) for tile mode. |
| :--- | :--- | :---: | :--- |

HParaType $=01 \mathrm{~h}$, Sub-Address $=\mathbf{6 B h}$
Destination Setting - Render Target 3 - Setting 4

| $\begin{gathered} \text { Bits } \\ {[23: 0]} \end{gathered}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23 | WO | xxh | Render Target3's Y Inverse for Dither <br> 0 : Not inverse <br> 1: Inverse |
| 22:21 | WO | xxh | Render Target3's Y Bias for Dither |
| 20 | WO | xxh | Render Target3's X Inverse for Dither <br> 0 : Not inverse <br> 1: Inverse |
| 19:18 | WO | xxh | Render Target3's X Bias for Dither |
| 17 | WO | xxh | Reserved |
| 16:15 | WO | xxh | Render Target3's Dither Mode <br> 00 : Dither Table with multiplied by $(2 \wedge n-1)$ <br> 10: Rounding with multiplied by $\left(2^{\wedge} n-1\right)$ <br> 01: Dither Table without multiplied by $\left(2^{\wedge} n-1\right)$ <br> 11: Rounding without multiplied by $\left(2^{\wedge} n-1\right)$ |
| 14:12 | WO | xxh | Reserved |
| 11:8 | WO | xxh | Render Target3's Raster Operation  <br> 0000: BLACK 0 <br> 0001: NOT_MERGE_PEN DPon <br> 0010: MASK_NOT_PEN DPna <br> 0011: NOT_COPY_PEN Pn <br> 0100: MASK_PEN_NOT PDna <br> 0101: NOT Dn <br> 0110: XOR_PEN DPx <br> 0111: NOT_MASK_PEN DPan <br> 1000: MASK_PEN DPa <br> 1001: NOT_XOR_PEN DPxn <br> 1010: NOP D <br> 1011: MERGE_NOT_PEN DPno <br> 1100: COPY_PEN P <br> 1101: MERGE_PEN_NOT PDno <br> 1110: MERGE_PEN DPo <br> 1111: WHITE 1 <br> Res  |
| 7 | WO | xxh | Reserved |
| 6 | WO | xxh | DeGamma for Render Target3's Reading Color <br> 0: Disable <br> 1: Enable. Use one-by-one mapping to deGamma the readen color from 2.2 to 1.0 color field before alpha blending operation. |
| 5:4 | WO | xxh | Render Target3 is SRGB <br> 00: Gamma 1.0 field. Disable Gamma correction of writing back color <br> 01: Gamma correction enabled. Use one-by-one mapping to transform the color to gamma 2.2 field before written back to color buffer <br> 10: Gamme correction enabled. Use Gamma Table "HGTWC" to transform each color channel to a specific color field before written back to color buffer <br> 11: Reserved |
| 3 | WO | xxh | Mask of Render Target3's Alpha Channel <br> 0 : The relative data bit will remain the same in Frame Buffer <br> 1: The relative data bit will be updated by a new calculated number |
| 2 | WO | xxh | Mask of Render Target3's Red Channel <br> 0: The relative data bit will remain the same in Frame Buffer <br> 1: The relative data bit will be updated by a new calculated number |
| 1 | WO | xxh | Mask of Render Target3's Green Channel <br> 0: The relative data bit will remain the same in Frame Buffer <br> 1: The relative data bit will be updated by a new calculated number |
| 0 | WO | xxh | Mask of Render Target3's Blue Channel <br> 0: The relative data bit will remain the same in Frame Buffer <br> 1: The relative data bit will be updated by a new calculated number |

[^0]
## HParaType $=01 \mathrm{~h}$, Sub-Address $=70 \mathrm{~h}$ <br> Fog Setting 1

| $\begin{array}{\|c} \hline \text { Bits } \\ {[23: 0]} \end{array}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:8 | WO | xxh | Reserved |
| 7 | WO | xxh | Fog Factor Sourec From PS <br> 0: Fog factor is generated in PE (Including vertex, linear or exponential Fog) <br> 1: Fog factor and Fog operation is dealt by the PS <br> Instead of 8-bit fixed Fog factor, PE sends "Fog coordinate" with format floating s[7]. 10 to PS. <br> Note: When this bit is set, HenFOGRT0, HenFOGRT1, HenFOGMRT2 and HenFOGMRT3 should be disabled. |
| 6 | WO | xxh | Linear Fog Calculation Factor Setting 2 <HFogLF2> <br> 0 : Use W or Z to calculate linear Fog by setting of bit 4 <br> 1: Use attributre "Fog" as fog coordinate to calculate linear Fog <br> If (HFogLF2 == 1) // this bit <br> Use Fog attribute to calculate linear fog or exponential fog (fog per pixel) <br> Else if (HFogLF == 0 ) // bit 4 <br> Use Z attribute to calculate linear fog or exponential fog (fog per pixel) <br> Else Use W attribute to calculate linear fog or exponential fog (fog per pixel) |
| 5 | WO | xxh | Fog Factor from Spectra Color's Alpha <br> 0: Individual Fog attribute <br> 1: Use Spectral (Color 2) Alpha as Fog factor |
| 4 | WO | xxh | Linear Fog Calculation Factor Setting <HFogLF> <br> 0: Use W to calculate linear Fog <br> 1: Use $Z$ to calculate linear Fog |
| 3 | WO | xxh | Fog Equation <br> 0 : Use Fog equation 0 : Cout $=\mathrm{f} *($ Cin + Csepc $)+(1-\mathrm{f}) *$ HCFog <br> 1: Use Fog equation 1: Cout $=(1-\mathrm{f}) *($ Cin + Cspec $)+\mathrm{f} *$ HCFog |
| 2:0 | WO | xxh | Fog Mode <br> When substituting for vertex $\mathrm{Z}, \mathrm{Z}$ is calculated in PS (HZSrcPS = 1), linear or non-linear Fog from Z is not allowed. <br> 000: Local Fog <br> 001: Reserved (Global Fog) <br> 010: Linear Fog <br> 011: Reserved <br> 100: Exponential Fog <br> 101: Exponential_2 Fog <br> 11x: Reserved <br> Note: Setting of 1xx: is for Non-linear Fog (Use Fog Table). |

$\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=71 \mathrm{~h}}$
Fog Setting 2

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 23 | WO | xxh | Reserved |
| $22: 12$ | WO | xxh | G of HCFogCL <br> Positive fixed-point from 0 to 1.0 |
| 11 | WO | xxh | Reserved |
| $10: 0$ | WO | xxh | G of HCFogCL <br> Positive fixed-point from 0 to 1.0 |

## HParaType $=01 \mathrm{~h}$, Sub-Address $=72 \mathrm{~h}$

Fog Setting 3

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 11$ | WO | xxh | Reserved |
| $10: 0$ | WO | xxh | R of Fog Color <br> Positive fixed-point from 0 to 1.0 |

## $\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=73 \mathrm{~h}}$

Fog Setting 4

| Bits |  |  |  |
| :---: | :---: | :---: | :---: |
| [23:0] | Attribute | Default | Description |

Technologies, Inc.
we connect
VX900 Series Chrome9 HD Open Graphics Programming Manual

| $23: 15$ | WO | xxh | Reserved |
| :---: | :--- | :--- | :--- |
| $14: 0$ | WO | xxh | Fog Start <br> Floating-point is used to calculate Fog factor. The format is floating-point [8].7. |

$\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=74 \mathrm{~h}}$
Fog Setting 5

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 0$ | WO | xxh | Reserved |

$\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=75 \mathrm{~h}}$
Fog Setting 6

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| Description |  |  |  |
| $23: 4$ | WO | xxh | Reserved |
| $3: 0$ | WO | xxh | Mantissa Part of the One Over (Fog End - Fog Start) <br> Note: The leading one is not included. |

## $\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=76 \mathrm{~h}}$

Fog Setting 7

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 8$ | WO | xxh | Reserved |
| $7: 0$ | WO | xxh | Exponential Part of the One Over (Fog End - Fog Start) <HFogOOdEF> $>$ <br> Format is IEEE’s floating presentation. <br> The value of 1/(Fog End - Fog Start) is (1.HfogOOdMF[1:0] * $2 \wedge($ HfogOOdEF - 127) ) . |

## HParaType $=01 \mathrm{~h}$, Sub-Address $=77 \mathrm{~h}$

Fog Setting 8

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 15$ | WO | xxh | Reserved |
| $14: 0$ | WO | xxh | Lower 3 Bytes of Fog End <HFogEnd> <br> The format of HFogEnd is floating-point [8].7. |

HParaType $=01 \mathrm{~h}$, Sub-Address $=78 \mathrm{~h}$
Fog Setting 9

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 21$ | WO | xxh | Reserved |
| $20: 8$ | WO | xxh | Fog Density with Positive Floating Format [8].5. |
| $7: 0$ | WO | xxh | Reserved |



HParaType $=01 \mathrm{~h}$, Sub-Address $=80 \mathrm{~h}$
Miscellaneous Setting 1

| Bits <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| $23: 12$ | WO | xxh | Color Window Top Clipping Value in the Range of 0 to 2048 |
| $11: 0$ | WO | xxh | Color Window Bottom Clipping Value in the Range of 0 to 2048 |

## HParaType $=01 \mathrm{~h}$, Sub-Address $=81 \mathrm{~h}$ <br> Miscellaneous Setting 2

| Bits <br> $[23: 0]$ | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 12$ | WO | xxh | Color Window Left Clipping Value in the Range of 0 to 2048 |
| $11: 0$ | WO | xxh | Color Window RightClipping Value in the Range of 0 to 2048 |

## HParaType $=01 \mathrm{~h}$, Sub-Address $=82 \mathrm{~h}$

Miscellaneous Setting 3

| Bits <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 12$ | WO | xxh | Scissor Window Top Clipping Value in the Range of 0 to 2048 |
| $11: 0$ | WO | xxh | Scissor Window Bottom Clipping Value in the Range of $\mathbf{0}$ to 2048 |

## HParaType $=01 \mathrm{~h}$, Sub-Address $=83 \mathrm{~h}$

Miscellaneous Setting 4

| Bits <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 12$ | WO | xxh | Scissor Window Left Clipping Value in the Range of 0 to 2048 |
| $11: 0$ | WO | xxh | Scissor Window Right Clipping Value in the Range of $\mathbf{0}$ to 2048 |

$\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=84 \mathrm{~h}}$
Miscellaneous Setting 5

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | xxh | Reserved |
| $15: 0$ | WO | xxh | Line Pattern <br> The Line Pattern bit starts from the LSB. |

HParaType $=01 \mathrm{~h}$, Sub-Address $=\mathbf{8 5 h}$
Miscellaneous Setting 6

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 23 | WO | xxh | Line Pattern Reset <br> Hardware would reset related repeat counter automatically whenever this register is set to "1". It is NOT necessary for driver <br> to clear this bit. Hardware would clear it after the counter reset. |
| $22: 16$ | WO | xxh | Reserved |
| $15: 0$ | WO | xxh | Line Pattern Repeat Factor <br> This number denotes how many times that a line pattern bit will be used for several line pixels. |

## HParaType $=01 \mathrm{~h}$, Sub-Address $\mathbf{= 8 6 h}$

Miscellaneous Setting 7 - Lower 3 Bytes of Solid Shading Color <HSolidCL>

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | xxh | R of Solid Shading Color |
| $15: 8$ | WO | xxh | G of Solid Shading Color |
| $7: 0$ | WO | xxh | B of Solid Shading Color |

## $\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=87 \mathrm{~h}}$

Miscellaneous Setting 8 - Highest Byte of Solid Shading Color <HSolidCH>

| Bits <br> $[23: 0]$ | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 23 | WO | xxh | Reserved |
| $22: 8$ | WO | xxh | Reserved |
| $7: 0$ | WO | xxh | Alpha of Solid Shading Color |

$\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=\mathbf{8 8 h}}$
Miscellaneous Setting 9

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 13$ | WO | xxh | Reserved |
| $12: 0$ | WO | xxh | Guard Band Window Left Clipping Value <br> Format as s12 2'scomplement |

$\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=89 \mathrm{~h}}$
Miscellaneous Setting 10

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 13$ | WO | xxh | Reserved |
| $12: 0$ | WO | xxh | Guard Band Window Right Clipping Value <br> Format as s12 2'scomplement |

## $\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=8 \mathrm{Ah}}$

Miscellaneous Setting 11

| $\begin{array}{\|c\|} \hline \text { Bits } \\ {[23: 0]} \\ \hline \end{array}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 22:18 | WO | xxh | Reserved |
| 17 | WO | xxh | TS ZTAG Deadlock ECO Enable Signal <br> 0: Disable (default) <br> 1: Enable |
| 16 | WO | xxh | Zero Round Mode for the Texture Coordinate from PE to PS <br> 0 : Round to zero <br> 1: Round to $0^{+}$ |
| 15:4 | WO | xxh | Bottom Y Value for PS's Location Register <HYB4LocationReg> As 12 positive integer |
| 3 | WO | xxh | ```Enable HYB4LocationReg HYB4LocationReg is defined in bits [15:4]. 0: Disable 1: Enable If (HPSLocationReg == true) If (HenYB4LocationReg == true) // T01A90[19] LocationReg. \(Y=\) floating \((\) HYB4LocationReg - PEY \()\) Else LocationReg. \(Y=\) floating(PEY)``` |
| 2 | WO | xxh | PreModulate Color 0 (Diffuse Color) with Ws 0: Not pre-modulated; multiply C0 and Ws in SE <br> 1: Pre-modulated; don't multiply C0 and Ws in WS |
| 1 | WO | xxh | PreModulate Color 1 (Specula Color) with Ws 0: Not pre-modulated; multiply C1 and Ws in SE <br> 1: Pre-modulated; don't multiply C1 and Ws in WS |
| 0 | WO | xxh | PreModulate Fog with Ws <br> 0: Not pre-modulated; multiply Fog and Ws in SE <br> 1: Pre-modulated; don't multiply Fog and Ws in WS |

$\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=\mathbf{8 B}-8 F h: \text { Reserved (for Miscellaneous Setting) }}$
$\underline{\text { HParaType }=01 \mathrm{~h}, \text { Sub-Address }=90 \mathrm{~h}-9 \mathrm{Ah}: \text { Reserved }}$
HParaType $=01 \mathrm{~h}$, Sub-Address $=$ AAh
Software Inspection

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | xxh | Reserved |
| $15: 0$ | WO | xxh | Flag Number for Software Inspection |

## HParaType 02h: Attribute of Texture Stage N (HParaSubType: 00-0Fh)

The register table in this section is used for following HParaSubTypes (from 00h to 0Fh).

- HParaSubType $=00000000(00 h)$-- For Texture 0
- HParaSubType $=00000001(01 \mathrm{~h})$-- For Texture 1
- HParaSubType $=00000010(02 h)$-- For Texture 2

■ HParaSubType $=00000011(03 h)$-- For Texture 3
■ HParaSubType $=00000100(04 h)$-- For Texture 4
■ HParaSubType $=00000101(05 h)$-- For Texture 5
■ HParaSubType $=00000110(06 h)$-- For Texture 6

- HParaSubType $=00000111(07 \mathrm{~h})$-- For Texture 7
- HParaSubType $=00001000(08 h)$-- For Texture 8
- HParaSubType $=00001001(09 h)$-- For Texture 9

■ HParaSubType = $00001010(0 \mathrm{Ah})$-- For Texture A

- HParaSubType = $00001011(0 \mathrm{Bh})$-- For Texture B
- HParaSubType = $00001100(0 \mathrm{Ch})$-- For Texture C
- HParaSubType = $00001101(0 \mathrm{Dh})$-- For Texture D
- HParaSubType = 00001110 (0Eh) -- For Texture E
- HParaSubType $=00001111(0 \mathrm{Fh})$-- For Texture F


## Sub-Address (Bits [31:24]): 00-51h

$\underline{\text { HParaType }=02 \mathrm{~h}(\text { HParaSubType }=00 \mathrm{~h}-0 \mathrm{Fh}), \text { Sub-Address }=00 \mathrm{~h}}$
Face 0 Level 0 Base Address

| $\begin{array}{\|c} \hline \text { Bits } \\ {[23: 0]} \end{array}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:0 | WO | xxh | Face 0's Level 0 Base Address This is A31 to A8 in unit of 256 bytes. |

$\underline{\text { HParaType }=02 \mathrm{~h}(\text { HParaSubType }=00 \mathrm{~h}-0 \mathrm{Fh}), \text { Sub-Address }=01 \mathrm{~h}}$
Face 1 Level 0 Base Address

| Bits <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 0$ | WO | xxh | Face 1's Level 0 Base Address <br> This is A31 to A8 in unit of 256 bytes. |

$\underline{\text { HParaType }=02 h(\text { HParaSubType }=00 h-0 F h), \text { Sub-Address }=02 h ~}$

## Face 2 Level 0 Base Address

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 0$ | WO | xxh | Face 2's Level 0 Base Address <br> This is A31 to A8 in unit of 256 bytes. Program it back to 0. |

## $\underline{\text { HParaType }=02 \mathrm{~h}(\text { HParaSubType }=00 \mathrm{~h}-0 \mathrm{Fh}), \text { Sub-Address }=03 \mathrm{~h}}$

Face 3 Level 0 Base Address

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 0$ | WO | xxh | Face 3's Level 0 Base Address <br> This is A31 to A8 in unit of 256 bytes. |

HParaType $=02 \mathrm{~h}($ HParaSubType $=00 \mathrm{~h}-0 \mathrm{Fh})$, Sub-Address $=04 \mathrm{~h}$
Face 4 Level 0 Base Address

| Bits <br> [23:0] | Attribut <br> $\mathbf{e}$ | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 0$ | WO | xxh | Face 4's Level 0 Base Address <br> This is A31 to A8 in unit of 256 bytes. |

$\underline{\text { HParaType }=02 h(\text { HParaSubType }=00 h-0 \mathrm{Fh}), \text { Sub-Address }=05 \mathrm{~h}}$
Face 5 Level 0 Base Address

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 0$ | WO | xxh | Face 5’s Level 0 Base Address in unit of 256 bytes <br> This is A31 to A8. |

Note: HTXSnLmBasOffset is defined in a palette with HParaType 03h and HsubParaType 10h.
$\underline{\text { HParaType }=02 h(\text { HParaSubType }=00 h-0 F h), \text { Sub-Address }=06-17 h: \text { Reserved }}$

## $\underline{\text { HParaType }=02 \mathrm{~h}(\text { HParaSubType }=00 \mathrm{~h}-0 \mathrm{Fh}) \text {, Sub-Address }=18 \mathrm{~h}}$

Texture Control 1

| $\begin{array}{\|c\|} \hline \text { Bits } \\ {[23: 0]} \\ \hline \end{array}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23 | WO | xxh | Force Miss for Texture n's Texture Cache Hit Detection <br> 0 : Detect hit or miss normally <br> 1: Always force to miss |
| 22:18 | WO | xxh | Reserved |
| 17:16 | WO | xxh | Texture Location of Face5 <br> 00: System Local Frame Buffer (S.L.) <br> 01: System Dynamic Frame Buffer (S.F.) <br> 10: Reserved (System Memory) <br> 11: Reserved (Local Memory Local Frame Buffer (L.L.) |
| 15:14 | WO | xxh | Texture Location of Face5 <br> 00: System Local Frame Buffer (S.L.) <br> 01: System Dynamic Frame Buffer (S.F.) <br> 10: Reserved (System Memory) <br> 11: Reserved (Local Memory Local Frame Buffer (L.L.) |
| 13 | WO | xxh | Reserved |
| 12 | WO | xxh | Base Address Mode for Texture Sample N <br> 0 : HTXSnLmOffset is not offset related to Level 0, but an independent Base Address of Level m. <br> Base Address of Level $m=$ HTXSnLmOffset. <br> 1: This mode is for cubic texture and planner mode texture Base Address of Level $m=$ HTXSnFfL0Bas + HTXSnLmOffset |
| 11:8 | WO | xxh | Mode of Texture $\mathbf{N}$ <br> 0000: Reserved <br> 0001: 2 Dimension, both S and T coordinates. <br> 0010: 3 Dimension volume texture. S, T, R coordinates. <br> 0011: Cube texture <br> 1xxx: Projection texture <br> Others: Reserved |
| 7:6 | WO | xxh | Texture Location of Face0 <br> 00: System Local Frame Buffer (S.L.) <br> 01: System Dynamic Frame Buffer (S.F.) <br> 10: Reserved (System Memory) <br> 11: Reserved (Local Memory Local Frame Buffer (L.L.) |
| 5:4 | WO | xxh | Texture Location of Face2 or Cr Buffer for Y-Cb-Cr Format <br> 00: System Local Frame Buffer (S.L.) <br> 01: System Dynamic Frame Buffer (S.F.) <br> 10: Reserved (System Memory) <br> 11: Reserved (Local Memory Local Frame Buffer (L.L.) |
| 3:2 | WO | xxh | Texture Location of Face1, Cb Buffer for Y-Cb-Cr Format, or Crb Buffer for Y-Crb Format 00: System Local Frame Buffer (S.L.) <br> 01: System Dynamic Frame Buffer (S.F.) <br> 10: Reserved (System Memory) <br> 11: Reserved (Local Memory Local Frame Buffer (L.L.) |
| 1:0 | WO | xxh | Texture Location of Face0 or Y Buffer for Y-Cb-Cr or Y-Crb Format 00: System Local Frame Buffer (S.L.) <br> 01: System Dynamic Frame Buffer (S.F.) <br> 10: Reserved (System Memory) <br> 11: Reserved (Local Memory Local Frame Buffer (L.L.) |

Note:
The procedure to determine the location of accessed texture:
Consider fetch the texture with level " l " of texture stage " n "'s face " f "
If (HTXnBaseMode == 1 | HTXnPower2 == 1) \{// with offset mode for the base address
LOC = HTXnFfLOC
\} else \{// with base mode for the base address

$$
\begin{aligned}
& \text { If ("l" == } 0 \text { ) \{ } \\
& \text { LOC = HTXnF0LOC } \\
& \} \text { else if }(\text { "l" <= } 7 \text { ) \{ } \\
& \text { LOC = HTXnLlLOC } \\
& \} \text { else }\{/ / \text { "l" == 8,9,10 or } 11 \\
& \text { LOC }=\text { HTXnL8LOC } \\
& \}
\end{aligned}
$$

Technologies, Inc. we connect
\}

## $\underline{\text { HParaType }=02 h(H P a r a S u b T y p e ~}=00 \mathrm{~h}-0 \mathrm{Fh})$, Sub-Address $=19-1$ Fh: Reserved $($ Texture Control $)$

$\underline{\text { HParaType }=02 \mathrm{~h}(\text { HParaSubType }=00 \mathrm{~h}-0 \mathrm{Fh}), \text { Sub-Address }=20 \mathrm{~h}}$
Texture Control 2

| Bits <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 12$ | WO | xxh | Height of Texture Level 0 <br> The height of each level is calculated from HTXSnL0H Height at Level "l" = HTXSnL0H >> 1. Maximum is 2048. |
| $11: 0$ | WO | xxh | Width of Texture Level 0 <br> The Width of each level is calculated from HTXSnL0W Width at Level "l" = HTXSnL0W >> 1. Maximum is 2048. |

HParaType $=02 \mathrm{~h}($ HParaSubType $=00 \mathrm{~h}-0 \mathrm{Fh})$, Sub-Address $=21 \mathrm{~h}$
Texture Control 3

| Bits <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 12$ | WO | xxh | Reserved |
| $11: 0$ | WO | xxh | Length of Texture Level 0, Maximum to 2048 (for 3D Volume Texture's R Axis) <br> The Length of each level is calculated from HTXSnL0L Length at Level "l" = HTXSnL0L >> l, but NO MIP for 3D volume <br> texture. |

HParaType $=02 \mathrm{~h}($ HParaSubType $=00 \mathrm{~h}-0 \mathrm{Fh})$, Sub-Address $=22 \mathrm{~h}$
Texture Control 4

| $\begin{array}{\|c} \text { Bits } \\ {[23: 0]} \end{array}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:18 | WO | xxh | Reserved |
| 17 | WO | xxh | Memory Mode of Texture $\mathbf{N}$ <br> 0 : Linear mode <br> 1: Tile mode |
| 16 | WO | xxh | Texture N's Tile Is 16-texel High 0 : Normal 8-texel high <br> 1: 16-texel high |
| 15 | WO | xxh | Texture N‘s Width and Height Are Both Power of 2 <br> 0 : Non-power of 2 texture <br> 1: Power of 2 texture |
| 14:12 | WO | xxh | Reserved |
| 11:8 | WO | xxh | Exponential of Length of Texture N Level 0 Maximum is up to $11\left(2^{\wedge} 11\right)$. |
| 7:4 | WO | xxh | Exponential of Height of Texture N Level 0 Maximum is up to $11\left(2^{\wedge} 11\right)$. |
| 3:0 | WO | xxh | Exponential of Width of Texture $\mathbf{N}$ Level 0 Maximum is up to $11\left(2^{\wedge} 11\right)$. |

## $\underline{\text { HParaType }=02 h(\text { HParaSubType }=00 h-0 F h), \text { Sub-Address }=23-2 F h: \text { Reserved }(\text { Texture Control }) ~}$

HParaType $=02 \mathrm{~h}($ HParaSubType $=00 \mathrm{~h}-0 \mathrm{Fh})$, Sub-Address $=30 \mathrm{~h}$
Texture Control 5

| $\begin{gathered} \text { Bits } \\ \text { [23:0] } \end{gathered}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:16 | WO | xxh | ```Texture Format Bit [23:19]: 00000: Reserved 00001: Intensity format R, G, B <= I A \(<=1.0\) 00010: Luminance format R, G, B <= L \(\mathrm{A}<=1.0\) or A 00011: Alpha format R, G, B \(<=0.0\) A \(<=\mathrm{A}\) 00100: Reserved 00101: Compressed fexture 00110: YUV (Video texture) format 00111: Format for BumpMaping 11111-01000: Reserved 10000: Reserved 10001: ARGB_16bpp format 10010: Reserved 10011: ARGB_32bpp format 10100: Reserved 10101: ABGR_16bpp format 10110: Reserved 10111: ABGR_32bpp format 11000: Reserved 11001: RGBA_16bpp format 11010: Reserved 11011: RGBA_32bpp format 11100: BGRA_16bpp format 11101: BGRA_32bpp format 11110: Floating Color format 11111: Scale (Said Z format or only one component) If there is NO Alpha channel in the defined format, fill 1.0 as Alpha value. Bit [18:16]: For Intensity Format: 000: Reserved 001: Reserved 010: T4 (Bits [3:0] = T) 011: T8 (Bits [7:0] = T) 1xx: Reserved For Luminance Format: 000: Reserved 001: Reserved 010: L4 (Bits [3:0] = L) 011: L8 (Bits [7:0] = L) 100: AL44 (Bits [7:4] = A, Bits [3:0] = L) 101: AL88 (Bits [15:8] = A, Bits [7:0] = L) 110: L16 (Bits [15:0] = L) For L16 Format: \(\mathrm{A}=1.0 \mathrm{f}\) \(\mathrm{R}=\mathrm{G}=\mathrm{B}=\) float \((\mathrm{L} / 65536)\) \(/ /\) if ( \(\mathrm{L}=\mathrm{FFFFh}\) ) \(\quad \mathrm{R}=\mathrm{G}=\mathrm{B}=1.0\) // else fill " 0 " into mantissa 111: Reserved For Alpha Format: 000: Reserved 001: Reserved 010: A4 (Bits [3:0] = A) 011: A8 (Bits [7:0] = A) \(\mathrm{R}=\mathrm{G}=\mathrm{B}=0.0\) 1xx: Reserved``` |



|  |  |  | 000: RGBA8880 (Bits [31:24] = R, Bits [23:16] = G, Bits [15:8] = B) A = 1.0 <br> 001: RGBA8888 (Bits [31:24] = R, Bits [23:16] = G, Bits [15:8] = B, Bits [7:0] = A) <br> 010: RGBA10_10_10_2 (Bits [31:22] = R, Bits [21:12] = G, Bits [11:2] = B, Bits [1:0] = R) <br> 011-111: Reserved <br> For $A B G R \_16 b p p$ Format: <br> 000: BGR555 (Bits [15:11] = B, Bits [10:6] = G, Bits [5:1] = R) A = 1.0 <br> 001: BGR565 (Bits [15:11] = B, Bits [10:5] = G, Bits [4:0] = R) A = 1.0 <br> 010: BGRA1555 (Bits [15:11] = B, Bits [10:6] = G, Bits [5:1] = R, Bit [0] = A) <br> 011: BGRA4444 (Bits [15:12] = B, Bits [11:8] = G, Bits [7:4] = R, Bits [3:0] = A) <br> 100: Reserved <br> 101: BGR565 for write color: Bits [15:11] = B, Bits [10:5] = G, Bits [4:0] = R. <br> But for read color: Bits [15:11] = B, Bits [10:6] = G, Bits [4:0] = R, A = 1.0 <br> 11x: Reserved <br> For BGRA_32bpp Format: <br> 000: BGRA8880 (Bits [31:24] = B, Bits [23:16] = G, Bits [15:8] = R), A = 1.0 <br> 001: BGRA8888 (Bits [31:24] = B, Bits [23:16] = G, Bits [15:8] = R, Bits [7:0] = R) <br> 010: BGRA10_10_10_2 (Bits [31:22] = B, Bits [21:12] = G, Bits [11:2] = R, Bits [1:0] = R) <br> 011-11: Reserved <br> For Floating Color Format (Filter not supported): <br> 000: R16F (Bits [15:0] = R) s[5]. 10 <br> $\mathrm{A}=\mathrm{G}=\mathrm{B}=1.0 \mathrm{f}$, and R is extended to $\mathrm{s}[7] .16$ with " 0 " . <br> 100: G16FR16F (Bits [31:16] = G, Bits [15:0] = R) s[5]. 10 <br> $\mathrm{A}=\mathrm{B}=1.0 \mathrm{f}, \mathrm{R}$ and G are extended to $\mathrm{s}[7] .16$ with " 0 " <br> 101: R32F (Bits [31:0] = R) s[8]. 23 <br> $\mathrm{A}=\mathrm{G}=\mathrm{B}=1.0 \mathrm{f}$, and R is clamped to $\mathrm{s}[7] .16$ (saturation) <br> 111: Reserved <br> For Z Format: <br> 000: 16-bit fixed-point format, $0.0 \leq \mathrm{Z}<1.0$ <br> 001: 16-bit floating format s[5]. 10 from +2^63*1.FFFF to -2^63*1.FFFF. <*Only Nearest> <br> 010-011: Reserved <br> 100: 32-bit fixed-point format, $0.0 \leq \mathrm{Z}<1.0$. <*Only Nearest> <br> 101: 32-bit floating format s[8].23. <*Only Nearest> <br> 110: 24-bit fixed-point format Z, $0.0 \leq \mathrm{Z}<1.0$, and Stencil. <*Only Nearest> Z is located in D [31:8], Stencil is located in $\mathrm{D}[7: 0]$ <br> 111: Reserved |
| :---: | :---: | :---: | :---: |
| 15 | WO | xxh | Texture Color Extending Mode (Excluding Alpha) <br> For Alpha channel, always extend it with high color bit. <br> For YUV format (video texture) and when HTXnYUV2RGBmode set as 0, always extend it with zero. <br> 0 : Extending with high color bit <br> 1: Extending with zero |
| 14 | WO | xxh | Inverse the Texel Order in One Byte for Those Texture with 1bpp, 2bpp or 3bpp 0 : Normal <br> Consider Index 1: <br> Bit [7] for tex[8n+7], bit [6] for tex[8n+6]........bit [0] for tex[8n] <br> Consider Index 2: <br> Bits [7:6] for tex[4n+3], bits [5:4] for tex[4n+2].......bits [1:0] for tex[4n] <br> Consider Index 4: <br> Bits [7:4] for tex[2n+1], bits [3:0] for tex[2n] <br> 1: Inverse <br> Consider Index 1: <br> Bit [7] for tex[8n], bit [6] for tex[8n+1]........bit [0] for tex[8n+7] <br> Consider Index 2: <br> Bits [7:6] for tex[4n], bits [5:4] for tex[4n+1].......bits [1:0] for tex[4n+3] <br> Consider Index 4: <br> Bits [7:4] for tex[2n], bits [3:0] for tex[2n+1] |
| 13:11 | WO | xxh | Mode for $\mathbf{Z}$ (Depth) Format Texture 000: D3D Mode $\begin{aligned} & \mathrm{R}=0.0 \\ & \mathrm{G}=\mathrm{Z} \\ & \mathrm{~B}=0.0 \\ & \mathrm{~A}=1.0 \end{aligned}$ <br> 010: Luminnance mode $\begin{aligned} & \mathrm{R}=\mathrm{Z} \\ & \mathrm{G}=\mathrm{Z} \\ & \mathrm{~B}=\mathrm{Z} \\ & \mathrm{~A}=1.0 \end{aligned}$ <br> 100: Intensity mode |


|  |  |  | $\begin{aligned} & \mathrm{R}=\mathrm{Z} \\ & \mathrm{G}=\mathrm{Z} \\ & \mathrm{~B}=\mathrm{Z} \\ & \mathrm{~A}=\mathrm{Z} \\ & \text { 110: Alpha mode } \\ & \mathrm{R}=0.0 \\ & \mathrm{G}=0.0 \\ & \mathrm{~B}=0.0 \\ & \mathrm{~A}=\mathrm{Z} \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 10:9 | WO | xxh | Reserved |
| 8 | WO | xxh | Texture Is as sRGB (Non-gamma 1.0). <br> The deGamma correction is necessary for deGamma table "HDGTRTX". DeGamma correction is only used to R, G and B component. Any color format cauld be deGammaed just after the filtering (\& color space conversation). <br> 0: Disable DeGamma <br> 1: Enable DeGamma |
| 7:2 | WO | xxh | Reserved |
| 1:0 | WO | xxh | ```Video Texture Is as BT601(SDTV), BT709(HDTV) or Just RGB 00: RGB For this format, consider the 8 -bit Y as positive 8 -bit G , 8 -bit U as positive 8 -bit R , and 8 -bit V as positive 8 -bit B . Then extend them to s1.10 according to setting of HTXnCExtend. Then filter the texels. For this setting, YUV2RGB transform is not done in format decoder module or YUV2RGB transformed implemented by PS. 01: BT601(SDTV) \(\mathrm{R}=\operatorname{clip}(\) round \((((\mathrm{Y}-16) * 1.164383+(\mathrm{V}-128) * 1.596027) * 256 / 255))\) \(\left.\left.\mathrm{G}=\operatorname{clip}(\operatorname{round}(((\mathrm{Y}-16) * 1.164383-(\mathrm{U}-128) * 0.391762)-(\mathrm{V}-128) * 0.812968))^{*} 256 / 255\right)\right)\) \(\mathrm{B}=\operatorname{clip}(\) round \((((\mathrm{Y}-16) * 1.164838+(\mathrm{U}-128) * 2.017232) * 256 / 255))\) 10: BT709(HDTV) \(\mathrm{R}=\operatorname{clip}(\operatorname{round}(((\mathrm{Y}-16) * 1.164383-(\mathrm{U}-128) * 0.0002)+(\mathrm{V}-128) * 1.7927) * 256 / 255))\) \(\left.\left.\mathrm{G}=\operatorname{clip}(\operatorname{round}(((\mathrm{Y}-16) * 1.164383-(\mathrm{U}-128) * 0.2132)-(\mathrm{V}-128) * 0.5329))^{* 256 / 255}\right)\right)\) \(B=\operatorname{clip}(r o u n d ~(((Y-16) * 1.164838+(U-128) * 2.2114)-(V-128) * 0.0001)) * 256 / 255))\) 11: Table For 8-bit YUV \(R=\operatorname{clip}\left(\operatorname{round}\left(\left(Y^{*} A+U^{*} B 1+V^{*} C 1+D\right) * 256 / 255\right)\right)\) \(G=\operatorname{clip}\left(\right.\) round \(\left.\left(\left(Y^{*} A+U * B 2+V * C 2+D\right) * 256 / 255\right)\right)\) \(B=\operatorname{clip}\left(\right.\) round \(\left.\left(\left(Y^{*} A+U^{*} B 3+V * C 3+D\right) * 256 / 255\right)\right)\) For 10-bit YUV \(R=\operatorname{clip}\left(\operatorname{round}\left(\left(Y^{*} A+U^{*} B 1+V^{*} C 1+D\right) * 1024 / 1023\right)\right)\) \(G=\operatorname{clip}\left(\right.\) round \(\left.\left(\left(Y^{*} A+U^{*} B 2+V * C 2+D\right) * 1024 / 1023\right)\right)\) \(B=\operatorname{clip}\left(\right.\) round \(\left.\left(\left(Y^{*} A+U^{*} B 3+V * C 3+D\right) * 1024 / 1023\right)\right)\)``` |

HParaType $=02 \mathrm{~h}($ HParaSubType $=00 \mathrm{~h}-0 \mathrm{Fh})$, Sub-Address $=50 \mathrm{~h}$
Software Inspection for Texture $\mathbf{N}$ - $\mathbf{1}^{\text {st }}$ Flag Number

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | xxh | Reserved |
| $15: 0$ | WO | xxh | Texture N's 1st Flag Number for SW inspetion |

HParaType $=02 \mathrm{~h}($ HParaSubType $=00 \mathrm{~h}-0 \mathrm{Fh})$, Sub-Address $=51 \mathrm{~h}$
Software Inspection for Texture $\mathbf{N}-\mathbf{2}^{\text {nd }}$ Flag Number

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | xxh | Reserved |
| $15: 0$ | WO | xxh | Texture n's 2nd Flag Number for SW inspetion |

## HParaType 02h: Attribute of Texture Sample Stage N (HParaSubType: 20-2Fh)

The register table in this section is used for the following HParaSubTypes (from 20h to 2Fh).

- HParaSubType $=00100000(20 \mathrm{~h})$ For Texture Sample 0
- HParaSubType $=00100001$ (21h) For Texture Sample 1

■ HParaSubType $=00100010$ (22h) For Texture Sample 2
■ HParaSubType $=00100011$ (23h) For Texture Sample 3

- HParaSubType $=00100100(24 h)$ For Texture Sample 4
- HParaSubType $=00100101(25 h)$ For Texture Sample 5

■ HParaSubType $=00100110(26 h)$ For Texture Sample 6
■ HParaSubType $=00100111(27 \mathrm{~h})$ For Texture Sample 7

- HParaSubType $=00101000(28 \mathrm{~h})$ For Texture Sample 8

■ HParaSubType = 00101001 (29h) For Texture Sample 9

- HParaSubType = 00101010 (2Ah) For Texture Sample A

■ HParaSubType = 00101011 (2Bh) For Texture Sample B
■ HParaSubType = $00101100(2 \mathrm{Ch})$ For Texture Sample C
■ HParaSubType = 00101101 (2Dh) For Texture Sample D
■ HParaSubType = 00101110 (2Eh) For Texture Sample E

- HParaSubType = 00101111 (2Fh) For Texture Sample F


## Sub-Address (Bits [31:24]): 00-51h

## HParaType $=02 \mathrm{~h}($ HParaSubType $=20 \mathrm{~h}-2 F h)$, Sub-Address $=00 \mathrm{~h}-2 F h:$ Reserved

HParaType = 02h (HParaSubType = 20h-2Fh), Sub-Address = 30h
Texture Level Control 1

| $\begin{array}{\|c} \hline \text { Bits } \\ {[23: 0]} \\ \hline \end{array}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:22 | WO | xxh | Reserved |
| 21:12 | WO | xxh | Texture Level 0 Offset <br> Format: 2's Complement fixed-point number with 5-bit integer and 5-bit fraction. The real Level 0 is (Texture Minimum Level + HTXnL0OS). <br> Bits [21:17]: 5-bit integer of Texture n Level 0. <br> Bits [16:12]: 5-bit fraction of Texture $n$ Level 0 . |
| 11:6 | WO | xxh | Maximum Texture Level 000000: Texture n Maximum Level $=0$ 000001: Texture $n$ Maximum Level $=1$ 000010: Texture n Maximum Level $=2$ 000011: Texture n Maximum Level $=3$ 000100: Texture n Maximum Level $=4$ 000101: Texture n Maximum Level $=5$ 000110: Texture n Maximum Level $=6$ 000111: Texture $n$ Maximum Level $=7$ 001000: Texture n Maximum Level $=8$ 001001: Texture n Maximum Level $=9$ 001010: Texture n Maximum Level $=\mathrm{A}$ 001011: Texture n Maximum Level $=B$ Others: Reserved |
| 5:0 | WO | xxh | Minimum Texture Level <br> 000000: Texture $n$ Minimum Level $=0$ <br> 000001: Texture n Minimum Level $=1$ <br> 000010: Texture n Minimum Level $=2$ <br> 000011: Texture n Minimum Level = 3 <br> 000100: Texture n Minimum Level $=4$ <br> 000101: Texture n Minimum Level $=5$ <br> 000110: Texture n Minimum Level $=6$ <br> 000111: Texture n Minimum Level $=7$ <br> 001000: Texture n Minimum Level $=8$ <br> 001001: Texture n Minimum Level $=9$ <br> 001010: Texture n Minimum Level = A <br> 001011: Texture n Minimum Level = B <br> Others: Reserved |

HParaType $=02 \mathrm{~h}($ HParaSubType $=20 \mathrm{~h}-2 \mathrm{Fh})$, Sub-Address $=31 \mathrm{~h}$
Texture Filter Control 1

| $\begin{array}{\|c} \text { Bits } \\ {[23: 0]} \end{array}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:21 | WO | xxh | Reserved |
| 20:16 | WO | xxh | Maximum Ratio for Anisotropy (Maximum up to 16) <br> 00000: Max ratio to 0 (no anisotropy) <br> 00001: Max ratio to 1 (no anisotropy) <br> 00010: Max ratio to 2 <br> 00011: Max ratio to 3 <br> 00100: Max ratio to 4 <br> 01111: Max ratio to 15 <br> 10000: Max ratio to 16 <br> Others: Reserved |
| 15:13 | WO | xxh | Texture Filter Setting in S Direction for Texture Enlargement 000: Nearest <br> 001: Linear <br> 010: Linear Anisotropy <br> 011: 4x4 filter <br> Others: Reserved |
| 12:10 | WO | xxh | Texture Filter Setting in S Direction for Texture Shrinking <br> 000: Nearest <br> 001: Linear <br> 010: Linear Anisotropy <br> 011: 4x4 filter <br> Others: Reserved |
| 9:7 | WO | xxh | Texture Filter Setting in T Direction for Texture Enlargement <br> 000: Nearest <br> 001: Linear <br> 010: Linear Anisotropy <br> 011: 4x4 filter <br> Others: Reserved <br> *HTXSnFLTe \& HTXSnFLSe must be the same when Linear Anisotropy is set. |
| 6:4 | WO | xxh | Texture Filter Setting in T Direction For Texture Shrinking <br> 000: Nearest <br> 001: Linear <br> 010: Linear Anisotropy <br> 011: $4 \times 4$ filter <br> Others: Reserved <br> * HTXSnFLTs \& HTXSnFLSs must be the same when Linear Anisotropy is set. |
| 3:0 | WO | xxh | Texture Filter Setting in D Direction For Texture Shrinking <br> 0000: Always uses Texture Level 0 <br> 0001: Nearest <br> 0010: Linear <br> 0011: Reserved <br> 0100: Dither <br> Others: Reserved |

## $\underline{\text { HParaType }=02 \mathrm{~h}(\text { HParaSubType }=20 \mathrm{~h}-2 \mathrm{Fh}) \text {, Sub-Address }=32 \mathrm{~h}}$

Texture Filter Control 2 \& Texture Mapping Control

| $\begin{array}{\|c} \text { Bits } \\ {[23: 0]} \end{array}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:22 | WO | xxh | Reserved |
| 21:19 | WO | xxh | Texture Filter Setting in R Direction for Texture Enlargement (Only for 3D Volume Texture) <br> 000: Nearest <br> 001: Linear <br> Others: Reserved |
| 18:16 | WO | xxh | Texture Filter Setting in R Direction For Texture Shrinking (Only for 3D Volume Texture) <br> 000: Nearest <br> 001: Linear <br> Others: Reserved |
| 15:12 | WO | xxh | Reserved |
| 11:0 | WO | xxh | Texture Mapping Mode <br> Bits [11:9]: Reserved <br> Bits [8:6]: R Axis Setting (for 3D Volume texture) <br> 000: Border Color <br> 001: Clamp <br> 010: Repeat <br> 011: Mirror <br> 110-100: Reserved <br> 111: Mirror Once <br> Bits [5:3]: T Axis Setting <br> 000: Border Color <br> 001: Clamp <br> 010: Repeat <br> 011: Mirror <br> 110-100: Reserved <br> 111: Mirror Once <br> Bits [2:0]: S Axis Setting <br> 000: Border Color <br> 001: Clamp <br> 010: Repeat <br> 011: Mirror <br> 110-100: Reserved <br> 111: Mirror Once |

## $\underline{\text { HParaType }=02 \mathrm{~h}(\text { HParaSubType }=20 \mathrm{~h}-2 F h), \text { Sub-Address }=33-34 \mathrm{~h}: \text { Reserved }}$

$\underline{\text { HParaType }=02 h(\text { HParaSubType }=20 h-2 F h), \text { Sub-Address }=35 h ~}$
Texture Border Control 1

| Bits <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 12$ | WO | xxh | Red Color or U Component of Texture Border <HTXSnTBR> <br> As s1.10 from -1.0 to 1.0 |
| $11: 0$ | WO | xxh | Green Color or Y Component of Texture Border <HTXSNTBG> <br> As s1.10 from -1.0 to 1.0 |

## $\underline{\text { HParaType }=02 \mathrm{~h}(\text { HParaSubType }=20 \mathrm{~h}-2 \mathrm{Fh}) \text {, Sub-Address }=36 \mathrm{~h}}$

Texture Border Control 2

| $\begin{array}{\|c\|} \hline \text { Bits } \\ {[23: 0]} \\ \hline \end{array}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:12 | WO | xxh | Blue Color or V Component of Texture Border <HTXSnTBB> As s1.10 from -1.0 to 1.0 |
| 11:0 | WO | xxh | ```Texture Border Alpha <HTXSnTBA> As s1.10 from -1.0 to 1.0 Note for texture border color's usage: If ( (HTXnFM == L16 or VU16 or G16R16 or G16FR16F or G32F) \| (HTXnFM == Z-format) \& (HTXnZMode \(\neq\) Percentage Closer Filter) ) \& (any filtered texel is border color) ) \{ A channel of filter output \(=\) HTXSnTBA R channel of filter output \(=\) HTXSnTBR G channel of filter output \(=\) HTXSnTBG B channel of filter output \(=\) HTXSnTBB \(\}\) else if ( (HTXnFM == 24-bit fixed Z-format) \& (HTXnZMode == Percentage Closer Filter) \& (texel is border color) ) \{ Use \{HTXSnTBR[11:0], HTXSnTBG[11:0]\} as border value with format . 24 \} else \{ If (the texel is border color) \{ A channel of filter input of the texel \(=\) HTXSnTBA R channel of filter input of the texel \(=\) HTXSnTBR G channel of filter input of the texel \(=\) HTXSnTBG B channel of filter input of the texel \(=\) HTXSnTBB \} else \{ //the texel is just from the texture A channel of filter input of the texel = A after "color extending" R channel of filter input of the texel \(=\mathrm{R}\) after "color extending" G channel of filter input of the texel \(=\mathrm{G}\) after "color extending" B channel of filter input of the texel = B after "color extending" \} \}``` <br> Note for YUV format and HTXnYUV2RGBmode is SDTV or HDTV, the border color is not in RGB space any more. It must be inverse transformed to YUV space as HTXSnTBG <= Y, HTXSnTBR <= U \& HTXSnTBB <= V. And the HTXSnTBG[1:0], HTXSnTBG[1:0] \& HTXSnTBR[1:0] are all zero. |

## $\underline{\text { HParaType }=02 h(\text { HParaSubType }=20 h-2 F h), \text { Sub-Address }=37-40 h: \text { Reserved }}$

HParaType $=02 \mathrm{~h}($ HParaSubType $=20 \mathrm{~h}-2 \mathrm{Fh})$, Sub-Address $=50 \mathrm{~h}$
Software Inspection for Texture Sample $\mathbf{N}$ - $\mathbf{1}^{\text {st }}$ Flag Number

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | xxh | Reserved |
| $15: 0$ | WO | xxh | Texture Sample n's 1 ${ }^{\text {st }}$ Flag Number for SW Inspection |

HParaType $=02 \mathrm{~h}$ (HParaSubType $=20 \mathrm{~h}-2 \mathrm{Fh})$, Sub-Address $=51 \mathrm{~h}$
Software Inspection for Texture Sample N - $2^{\text {nd }}$ Flag Number

| Bits <br> $[23: 0]$ | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| Description |  |  |  |
| 23 | WO | xxh | Reserved |
| $10: 0$ | WO | xxh | Texture Sample N's 2 ${ }^{\text {nd }}$ Flag Number for SW Inspection |

## HParaType 02h: Attribute of Texture Stage N (HParaSubType: FEh)

The register tables in this section are used for HParaSubType (FEh).

## Sub-Address (Bits [31:24]): 00-13h

$\underline{\text { HParaType }=02 h(\text { HParaSubType }=\text { FEh }), \text { Sub-Address }=00 h}$
General Texture Attribute Control
For General Texture Attribute and User Defined Clippling Plane.

| $\begin{array}{\|c} \text { Bits } \\ {[23: 0]} \end{array}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:8 | WO | xxh | Reserved |
| 7:4 | WO | xxh | Number of Texture n: n Texture, max up to 8 |
| 3:2 | WO | xxh | Configuration of Data FIFO for Reading Texture <br> 00: DFIFO1 is assigned to System memory's $1^{\text {st }}$ T-Arbitrator (SL) DFIFO2 is assigned to System memory's $2^{\text {nd }} \mathrm{T}$-Arbitrator (SF) DFIFO3 is assigned to Local Memory's T-Arbitrator <br> 01: DFIFO1 is assigned to System memory's $1^{\text {st }}$ T-Arbitrator (SL) DFIFO2 is assigned to Local Memory's T-Arbitrator DFIFO3 is assigned to System memory's $2^{\text {nd }}$ T-Arbitrator (SF) <br> 10: DFIFO1 is assigned to Local Memory's T-Arbitrator DFIFO2 is assigned to System memory's $2^{\text {nd }} \mathrm{T}$-Arbitrator (SF) DFIFO3 is assigned to System memory's $1^{\text {st }} \mathrm{T}$-Arbitrator (SL) 11: Reserved |
| 1 | WO | xxh | Fetch Texture 2 QWs (256 bits) or 4 QWs ( 512 bits) for Each Request 0: Fetch 4 QWs (512 bits) for tiled-mode texture <br> 1: Fetch 2 QWs (256 bits) |
| 0 | WO | xxh | Clear Texture Cache <br> 0: Don't care <br> 1: Clear texture cache |

$\underline{\text { HParaType }=02 \mathrm{~h}(\text { HParaSubType }=\text { FEh }) \text {, Sub-Address }=01 \mathrm{~h}}$
Attribute of Texture 0/1/2
Texture 0 to Texture 7 are defined for Primitive Engine.

| $\begin{gathered} \text { Bits } \\ {[23: 0]} \end{gathered}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23 | WO | xxh | Reserved |
| 22:21 | WO | xxh | Perspective Mode of Texture 2 <br> 00: Disable <br> 01: Enable perspective correction <br> 10: Enable projection and be implemented to UVD module <br> 11: Reserved |
| 20:18 | WO | xxh | Source of Texture 2 <br> 000: Texture comes from Texture A <br> 001: Texture comes from Texture B <br> 010: Texture comes from Texture C <br> 011: Texture comes from Texture D <br> 100: Texture comes from Texture E <br> 101: Texture comes from Texture F <br> 110: Texture comes from Texture G <br> 111: Texture comes from Texture H |
| 17:16 | WO | xxh | Dimension of Texture 2 <br> 00: 1 dimension; only $S$ coordinate <br> 01: 2 dimensions; both S and T coordinates <br> 10: 3 dimensions; volume texture; S, T, R coordinates <br> 11: 4 dimensions;.S, T, R, Q coordinates |
| 15 | WO | xxh | Reserved |
| 14:13 | WO | xxh | Perspective Mode of Texture 1 <br> 00: Disable <br> 01: Enable perspective correction <br> 10: Enable projection and be implemented to UVD module <br> 11: Reserved |
| 12:10 | WO | xxh | Source of Texture 1 <br> 000: Texture comes from Texture A <br> 001: Texture comes from Texture B <br> 010: Texture comes from Texture C <br> 011: Texture comes from Texture D <br> 100: Texture comes from Texture E <br> 101: Texture comes from Texture F <br> 110: Texture comes from Texture G <br> 111: Texture comes from Texture H |
| 9:8 | WO | xxh | Dimension of Texture 1 <br> 00: 1 dimension; only S coordinate <br> 01: 2 dimensions; both S and T coordinates <br> 10: 3 dimensions; volume texture; S, T, R coordinates <br> 11: 4 dimensions;.S, T, R, Q coordinates |
| 7 | WO | xxh | Reserved |
| 6:5 | WO | xxh | Perspective Mode of Texture 0 <br> 00: Disable <br> 01: Enable perspective correction <br> 10: Enable projection and be implemented to UVD module <br> 11: Reserved |
| 4:2 | WO | xxh | Source of Texture 0 <br> 000: Texture comes from Texture A <br> 001: Texture comes from Texture B <br> 010: Texture comes from Texture C <br> 011: Texture comes from Texture D <br> 100: Texture comes from Texture E <br> 101: Texture comes from Texture F <br> 110: Texture comes from Texture G <br> 111: Texture comes from Texture H |
| 1:0 | WO | xxh | Dimension of Texture 0 <br> 00: 1 dimension; only $S$ coordinate <br> 01: 2 dimensions; both S and T coordinates <br> 10: 3 dimensions; volume texture; S, T, R coordinates <br> 11: 4 dimensions; S, T, R, Q coordinates |

$\underline{\text { HParaType }=02 h(\text { HParaSubType }=\text { FEh }), \text { Sub-Address }=02 h}$
Attribute of Texture 3/4/5

| $\begin{gathered} \text { Bits } \\ \text { [23:0] } \end{gathered}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23 | WO | xxh | Reserved |
| 22:21 | WO | xxh | Perspective Mode of Texture 5 <br> 00: Disable <br> 01: Enable perspective correction <br> 10: Enable projection and be implemented to UVD module <br> 11: Reserved |
| 20:18 | WO | xxh | Source of Texture 5 <br> 000: Texture comes from Texture A <br> 001: Texture comes from Texture B <br> 010: Texture comes from Texture C <br> 011: Texture comes from Texture D <br> 100: Texture comes from Texture E <br> 101: Texture comes from Texture F <br> 110: Texture comes from Texture G <br> 111: Texture comes from Texture H |
| 17:16 | WO | xxh | Dimension of Texture 5 <br> 00: 1 dimension; only S coordinate <br> 01: 2 dimensions; both S and T coordinates <br> 10: 3 dimensions; volume texture; S, T, R coordinates <br> 11: 4 dimensions; S, T, R, Q coordinates |
| 15 | WO | xxh | Reserved |
| 14:13 | WO | xxh | Perspective Mode of Texture 4 <br> 00: Disable <br> 01: Enable perspective correction <br> 10: Enable projection and be implemented to UVD module <br> 11: Reserved |
| 12:10 | WO | xxh | Source of Texture 4 <br> 000: Texture comes from Texture A 001: Texture comes from Texture B 010: Texture comes from Texture C 011: Texture comes from Texture D 100: Texture comes from Texture E 101: Texture comes from Texture F 110: Texture comes from Texture G 111: Texture comes from Texture H |
| 9:8 | WO | xxh | Dimension of Texture 4 <br> 00: 1 dimension; only S coordinate <br> 01: 2 dimensions; both $S$ and $T$ coordinates <br> 10: 3 dimensions; volume texture; S, T, R coordinates <br> 11: 4 dimensions; S, T, R, Q coordinates |
| 7 | WO | xxh | Reserved |
| 6:5 | WO | xxh | Perspective Mode of Texture 3 <br> 00: Disable <br> 01: Enable perspective correction <br> 10: Enable projection and be implemented to UVD module <br> 11: Reserved |
| 4:2 | WO | xxh | Source of Texture 3 <br> 000: Texture comes from Texture A <br> 001: Texture comes from Texture B <br> 010: Texture comes from Texture C <br> 011: Texture comes from Texture D <br> 100: Texture comes from Texture E <br> 101: Texture comes from Texture F <br> 110: Texture comes from Texture G <br> 111: Texture comes from Texture H |
| 1:0 | WO | xxh | Dimension of Texture 3 <br> 00: 1 dimension; only S coordinate <br> 01: 2 dimensions; both S and T coordinates <br> 10: 3 dimensions; volume texture; S, T, R coordinates <br> 11: 4 dimensions; S, T, R, Q coordinates |

## $\underline{\text { HParaType }=02 h(\text { HParaSubType }=\text { FEh }), \text { Sub-Address }=03 \mathrm{~h}}$ <br> Attribute of Texture 6/7

| $\begin{gathered} \text { Bits } \\ {[23: 0]} \end{gathered}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:19 | WO | xxh | Threshold Value for Mip-map Linear Mode Format is positive fixed .5. |
| 18:15 | WO | xxh | Reserved |
| 14:13 | WO | xxh | Perspective Mode of Texture 7 <br> 00: Disable <br> 01: Enable perspective correction <br> 10: Enable projection and be implemented to UVD module <br> 11: Reserved |
| 12:10 | WO | xxh | Source of Texture 7 <br> 000: Texture comes from Texture A <br> 001: Texture comes from Texture B <br> 010: Texture comes from Texture C <br> 011: Texture comes from Texture D <br> 100: Texture comes from Texture E <br> 101: Texture comes from Texture F <br> 110: Texture comes from Texture G <br> 111: Texture comes from Texture H |
| 9:8 | WO | xxh | Dimension of Texture 7 <br> 00: 1 dimension; only S coordinate <br> 01: 2 dimensions; both S and T coordinates <br> 10: 3 dimensions; volume texture; S, T, R coordinates <br> 11: 4 dimensions; S, T, R, Q coordinates |
| 7 | WO | xxh | Reserved |
| 6:5 | WO | xxh | Perspective Mode of Texture 6 <br> 00: Disable <br> 01: Enable perspective correction <br> 10: Enable projection and be implemented to UVD module <br> 11: Reserved |
| 4:2 | WO | xxh | Source of Texture 6 <br> 000: Texture comes from Texture A <br> 001: Texture comes from Texture B <br> 010: Texture comes from Texture C <br> 011: Texture comes from Texture D <br> 100: Texture comes from Texture E <br> 101: Texture comes from Texture F <br> 110: Texture comes from Texture G <br> 111: Texture comes from Texture H |
| 1:0 | WO | xxh | Dimension of Texture 6 <br> 00: 1 dimension; only $S$ coordinate <br> 01: 2 dimensions; both S and T coordinates <br> 10: 3 dimensions; volume texture; S, T, R coordinates <br> 11: 4 dimensions; S, T, R, Q coordinates |

## $\underline{\text { HParaType }=02 \mathrm{~h}(\text { HParaSubType }=\text { FEh }) \text {, Sub-Address }=\mathbf{0 4 h}}$ <br> Texture Coordinate Control

| Bits <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 20$ | WO | xxh | Exponential of Width for the Texture Coordinate Replaced by (x, y) <HTXXYrpSTWE> <br> $\mathrm{s}=\mathrm{x} / 2^{\wedge}$ HTXXYrpSTWE |
| $19: 16$ | WO | xxh | Exponential of High for the Texture Coordinate Replaced by (x, y) <HTXXYrpSTHE $>$ <br> $\mathrm{t}=\mathrm{y} / 2^{\wedge}$ HTXXYrpSTHE |
| $15: 8$ | WO | xxh | Reserved |
| $7: 0$ | WO | xxh | Use Screen Coordinates (x,y) to Replace (s, t) <br> The value of bit[n] is used to control the setting of coresponding Textue[n]. (ex. bit[0] for Texture 0, bit[1] for Texture 1) <br> $0:$ Normal (s,t) for Texture n <br> $1:$ Use (x,y) to replace (s, t) for Texture n |

$\underline{\text { HParaType }=02 h(H P a r a S u b T y p e ~}=$ FEh $),$ Sub-Address $=05 \mathrm{~h}$
User Defined Clipping Planes Control-1 $1^{\text {st }} / 2^{\text {nd }}$ Groups

| $\begin{gathered} \text { Bits } \\ {[23: 0]} \end{gathered}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:16 | WO | xxh | Reserved |
| 15 | WO | xxh | Enable of $2^{\text {nd }}$ Group of User Defined Clipping Planes <HTXUCP1Enable> <br> 0 : Disable. No user defined clipping plane or only 1 texture is used for "User defined Clipping Plane". <br> 1: Enable. A $2^{\text {nd }}$ texture is used for "User defined Clipping Plane". |
| 14 | WO | xxh | Perspective Mode of the Texture for $\mathbf{2}^{\text {nd }}$ Group of User Defined Clipping Planes <br> 0: Disable <br> 1: Enable perspective correction |
| 13:10 | WO | xxh | Source of the Texture for $2^{\text {nd }}$ Group of User Defined Clipping Planes <br> 0000: Texture comes from Texture A <br> 0001: Texture comes from Texture B <br> 0010: Texture comes from Texture C <br> 0011: Texture comes from Texture D <br> 0100: Texture comes from Texture E <br> 0101: Texture comes from Texture F <br> 0110: Texture comes from Texture G <br> 0111: Texture comes from Texture H <br> 1000: Texture comes from Texture I <br> 1001: Texture comes from Texture J <br> Others: Reserved |
| 9:8 | WO | xxh | Dimension of the Texture for $\mathbf{2}^{\text {nd }}$ Group of User Defined Clipping Planes 00: 1 dimension; only S coordinate <br> 01: 2 dimensions; both S and T coordinates <br> 10: 3 dimensions; volume texture; S, T, R coordinates <br> 11: 4 dimensions; S, T, R, Q coordinates |
| 7 | WO | xxh | Enable of $1^{\text {st }}$ Group of User Defined Clipping Planes <HTXUCPOEnable> 0 : Disable. No user defined clipping plane. <br> 1: Enable. A texture is used for "User defined Clipping Plane". |
| 6 | WO | xxh | Perspective Mode of the Texture for $1^{\text {st }}$ Group of User Defined Clipping Planes 0: Disable <br> 1: Enable perspective correction |
| 5:2 | WO | xxh | Source of the Texture for $1^{\text {st }}$ Group of User Defined Clipping Planes <br> 0000: Texture come from Texture A <br> 0001: Texture come from Texture B <br> 0010: Texture come from Texture C <br> 0011: Texture come from Texture D <br> 0100: Texture come from Texture E <br> 0101: Texture come from Texture F <br> 0110: Texture come from Texture G <br> 0111: Texture come from Texture H <br> 1000: Texture come from Texture I <br> 1001: Texture come from Texture J <br> Others: Reserved |
| 1:0 | WO | xxh | Dimension of the Texture for $\mathbf{1}^{\text {st }}$ Group of User Defined Clipping Planes <br> 00: 1 dsimension; only S coordinate <br> 01: 2 dimensions; both $S$ and $T$ coordinate <br> 10: 3 dimensions; volume texture; S, T, R coordinates <br> 11: 4 dimensions; S, T, R, Q coordinates |

$\underline{\text { HParaType }=02 h(\text { HParaSubType }=\text { FEh }), \text { Sub-Address }=06-07 \mathrm{~h}: \text { Reserved }}$

## $\underline{\text { HParaType }=02 h(H P a r a S u b T y p e ~=~ F E h), ~ S u b-A d d r e s s ~}=\mathbf{0 8 h}$

## Texture A-H Control 1

Texture A to Texture H is defined in Vertex Buffer.

| $\begin{array}{c}\text { Bits } \\ \text { [23:0] }\end{array}$ | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 22$ | WO | xxh | Rescription |
| 21 | WO | xxh | $\begin{array}{l}\text { Texture S Coordinate Input Mode - for Texture B } \\ \text { 0: Un-normalized } \\ 1: \text { Normalized }\end{array}$ |
| 20 | WO | xxh | $\begin{array}{l}\text { Texture T Coordinate Input Mode - for Texture B } \\ \text { 0: Un-normalized } \\ 1: \text { Normalized }\end{array}$ |
| 19 | WO | xxh | $\begin{array}{l}\text { Texture R Coordinate Input Mode - for Texture B } \\ 0: \text { Un-normalized } \\ 1: \text { Normalized }\end{array}$ |
| 18 | WO | xxh | $\begin{array}{l}\text { Texture Q Coordinate Input Mode - for Texture B } \\ 0: \text { Un-normalized }\end{array}$ |
| $1:$ Normalized |  |  |  |$]$

## $\underline{\text { HParaType }=02 h(H P a r a S u b T y p e ~=~ F E h), ~ S u b-A d d r e s s ~}=\mathbf{0 9 h}$

## Texture A-H Control 2

| $\begin{array}{\|c} \text { Bits } \\ \text { [23:0] } \\ \hline \end{array}$ | Attribute | Default |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 23:22 | WO | xxh | Reserved |  |
| 21 | WO | xxh | Texture S Coordinate Input Mode - for Texture E <br> 0 : Un-normalized <br> 1: Normalized |  |
| 20 | WO | xxh | Texture T Coordinate Input Mode - for Texture E <br> 0: Un-normalized <br> 1: Normalized |  |
| 19 | WO | xxh | Texture R Coordinate Input Mode - for Texture E <br> 0 : Un-normalized <br> 1: Normalized |  |
| 18 | WO | xxh | Texture Q Coordinate Input Mode - for Texture E <br> 0: Un-normalized <br> 1: Normalized |  |
| 17:16 | WO | xxh | Dimension of Texture E <br> 00: 1 dimension; only S coordinate <br> 01: 2 dimensions; both $S$ and $T$ coordinates <br> 10: 3 dimensions; volume texture; S, T, R coordinates <br> 11: 4 dimensions; S, T, R, Q coordinates |  |
| 15:14 | WO | xxh | Reserved |  |
| 13 | WO | xxh | Texture S Coordinate Input Mode - for Texture D <br> 0: Un-normalized <br> 1: Normalized |  |
| 12 | WO | xxh | Texture T Coordinate Input Mode - for Texture D <br> 0 : Un-normalized <br> 1: Normalized |  |
| 11 | WO | xxh | Texture R Coordinate Input Mode - for Texture D <br> 0 : Un-normalized <br> 1: Normalized |  |
| 10 | WO | xxh | Texture Q Coordinate Input Mode - for Texture D <br> 0 : Un-normalized <br> 1: Normalized |  |
| 9:8 | WO | xxh | Dimension of Texture D <br> 00: 1 dimension; only S coordinate <br> 01: 2 dimensions; both S and T coordinates <br> 10: 3 dimensions; volume texture; S, T, R coordinates <br> 11: 4 dimensions; S, T, R, Q coordinates |  |
| 7:6 | WO | xxh | Reserved |  |
| 5 | WO | xxh | Texture S Coordinate Input Mode - for Texture C <br> 0 : Un-normalized <br> 1: Normalized |  |
| 4 | WO | xxh | Texture T Coordinate Input Mode - for Texture C <br> 0 : Un-normalized <br> 1: Normalized |  |
| 3 | WO | xxh | Texture R Coordinate Input Mode - for Texture C <br> 0 : Un-normalized <br> 1: Normalized |  |
| 2 | WO | xxh | Texture Q Coordinate Input Mode - for Texture C <br> 0: Un-normalized <br> 1: Normalized |  |
| 1:0 | WO | xxh | Dimension of Texture C <br> 00: 1 dimension; only S coordinate <br> 01: 2 dimensions; both S and T coordinates <br> 10: 3 dimensions; volume texture; S, T, R coordinates <br> 11: 4 dimensions; S, T, R, Q coordinates |  |

## HParaType $=02 h($ HParaSubType $=$ FEh $)$, Sub-Address $=\mathbf{0 A h}$

Texture A-H Control 3

| $\begin{gathered} \text { Bits } \\ {[23: 0]} \end{gathered}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:22 | WO | xxh | Reserved |
| 21 | WO | xxh | Texture S Coordinate Input Mode - for Texture H <br> 0 : Un-normalized <br> 1: Normalized |
| 20 | WO | xxh | Texture T Coordinate Input Mode - for Texture H <br> 0: Un-normalized <br> 1: Normalized |
| 19 | WO | xxh | Texture R Coordinate Input Mode - for Texture H <br> 0 : Un-normalized <br> 1: Normalized |
| 18 | WO | xxh | Texture Q Coordinate Input Mode - for Texture H <br> 0: Un-normalized <br> 1: Normalized |
| 17:16 | WO | xxh | Dimension of Texture $\mathbf{H}$ <br> 00: 1 dimension; only $S$ coordinate <br> 01: 2 dimensions; both $S$ and $T$ coordinates <br> 10: 3 dimensions; volume texture; S, T, R coordinates <br> 11: 4 dimensions; S, T, R, Q coordinates |
| 15:14 | WO | xxh | Reserved |
| 13 | WO | xxh | Texture S Coordinate Input Mode - for Texture G <br> 0 : Un-normalized <br> 1: Normalized |
| 12 | WO | xxh | Texture T Coordinate Input Mode - for Texture G <br> 0 : Un-normalized <br> 1: Normalized |
| 11 | WO | xxh | Texture R Coordinate Input Mode - for Texture G <br> 0: Un-normalized <br> 1: Normalized |
| 10 | WO | xxh | Texture Q Coordinate Input Mode - for Texture G <br> 0: Un-normalized <br> 1: Normalized |
| 9:8 | WO | xxh | Dimension of Texture G <br> 00: 1 dimension, only $S$ coordinate <br> 01: 2 dimensions; both S and T coordinates <br> 10: 3 dimensions; volume texture; S, T, R coordinates <br> 11: 4 dimensions; S, T, R, Q coordinates |
| 7:6 | WO | xxh | Reserved |
| 5 | WO | xxh | Texture S Coordinate Input Mode - for Texture F <br> 0 : Un-normalized <br> 1: Normalized |
| 4 | WO | xxh | Texture T Coordinate Input Mode - for Texture F <br> 0 : Un-normalized <br> 1: Normalized |
| 3 | WO | xxh | Texture R Coordinate Input Mode - for Texture F <br> 0 : Un-normalized <br> 1: Normalized |
| 2 | WO | xxh | Texture Q Coordinate Input Mode - for Texture F <br> 0 : Un-normalized <br> 1: Normalized |
| 1:0 | WO | xxh | Dimension of Texture $F$ <br> 00: 1 dimension; only S coordinate <br> 01: 2 dimensions; both S and T coordinates <br> 10: 3 dimensions; volume texture; S, T, R coordinates <br> 11: 4 dimensions; S, T, R, Q coordinates |

## HParaType = 02h (HParaSubType = FEh), Sub-Address = 0Bh

Texture A-H Control 4

| $\begin{array}{\|c} \text { Bits } \\ {[23: 0]} \end{array}$ | Attribute | Default |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 23:16 | WO | xxh | Reserved |  |
| 15 | WO | xxh | Texture D Wrap Correction along S Coordinate <br> 0 : No wrap <br> 1: Wrap |  |
| 14 | WO | xxh | Texture D Wrap Correction along T Coordinate <br> 0 : No wrap <br> 1: Wrap |  |
| 13:12 | WO | xxh | Reserved |  |
| 11 | WO | xxh | Texture C Wrap Correction along S Coordinate <br> 0 : No wrap <br> 1: Wrap |  |
| 10 | WO | xxh | Texture C Wrap Correction along T Coordinate <br> 0: No wrap <br> 1: Wrap |  |
| 9:8 | WO | xxh | Reserved |  |
| 7 | WO | xxh | Texture B Wrap Correction along S Coordinate <br> 0: No wrap <br> 1: Wrap |  |
| 6 | WO | xxh | Texture B Wrap Correction along T Coordinate <br> 0 : No wrap <br> 1: Wrap |  |
| 5:4 | WO | xxh | Reserved |  |
| 3 | WO | xxh | Texture A Wrap Correction along S Coordinate <br> 0 : No wrap <br> 1: Wrap |  |
| 2 | WO | xxh | Texture A Wrap Correction along T Coordinate <br> 0: No wrap <br> 1: Wrap |  |
| 1:0 | WO | xxh | Rserved |  |

$\underline{\text { HParaType }=02 \mathrm{~h}(\text { HParaSubType }=\text { FEh }), \text { Sub-Address }=0 \mathrm{Ch}}$

## Texture A-H Control 5

| Bits <br> $[23: 0]$ | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | xxh | Rescription |
| 15 | WO | xxh | Texture H Wrap Correction along S Coordinate <br> $0:$ No wrap <br> $1:$ Wrap |
| 14 | WO | xxh | Texture H Wrap Correction along T Coordinate <br> $0:$ No wrap <br> $1:$ Wrap |
| $13: 12$ | WO | xxh | Reserved |
| 11 | WO | xxh | Texture G Wrap Correction along S Coordinate <br> $0:$ No wrap <br> $1:$ Wrap |
| 10 | WO | xxh | Texture G Wrap Correction along T Coordinate <br> $0:$ No wrap <br> $1:$ Wrap |
| $9: 8$ | WO | xxh | Reserved |
| 7 | WO | xxh | Texture F Wrap Correction along S Coordinate <br> $0:$ No wrap <br> $1:$ Wrap |
| 6 | WO | xxh | Texture F Wrap Correction along T Coordinate <br> $0:$ No wrap <br> $1:$ Wrap |
| $5: 4$ | WO | xxh | Reserved |
| 3 | WO | xxh | Texture E Wrap Correction along S Coordinate <br> $0:$ No wrap <br> $1:$ Wrap |
| $1: 0$ | WO | xxh | Texture E Wrap Correction along T Coordinate <br> $0:$ No wrap <br> $1:$ Wrap <br> Rserved |

## HParaType $=02 \mathrm{~h}($ HParaSubType $=$ FEh $)$, Sub-Address $=0 \mathrm{Dh}$ <br> Texture A-H Control 6

| Bits <br> $[23: 0]$ | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | xxh | Exponential of Modulus |
| $15: 8$ | WO | xxh | Reserved |
| 7 | WO | xxh | Do "Modulus of 2^HTXMODE" with Texture H's Coordinate |
| 6 | WO | xxh | Do "Modulus of 2^HTXMODE" with Texture G's Coordinate |
| 5 | WO | xxh | Do "Modulus of 2^HTXMODE" with Texture F's Coordinate |
| 4 | WO | xxh | Do "Modulus of 2^HTXMODE" with Texture E's Coordinate |
| 3 | WO | xxh | Do "Modulus of 2^HTXMODE" with Texture D's Coordinate |
| 2 | WO | xxh | Do "Modulus of 2^HTXMODE" with Texture C's Coordinate |
| 1 | WO | xxh | Do "Modulus of 2^HTXMODE" with Texture B's Coordinate |
| 0 | WO | xxh | Do "Modulus of 2^HTXMODE" with Texture A's Coordinate |

HParaType $=02 \mathrm{~h}($ HParaSubType $=$ FEh $)$, Sub-Address $=0 \mathrm{Eh}$
Texture I/J Control

| $\begin{gathered} \text { Bits } \\ {[23: 0]} \end{gathered}$ | Attribute | Default |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 23:14 | WO | xxh | Reserved |  |
| 13 | WO | xxh | Texture S Coordinate Input Mode - for Texture J <br> 0 : Un-normalized <br> 1: Normalized |  |
| 12 | WO | xxh | Texture T Coordinate Input Mode - for Texture J <br> 0: Un-normalized <br> 1: Normalized |  |
| 11 | WO | xxh | Texture R Coordinate Input Mode - for Texture J <br> 0 : Un-normalized <br> 1: Normalized |  |
| 10 | WO | xxh | Texture Q Coordinate Input Mode - for Texture J <br> 0: Un-normalized <br> 1: Normalized |  |
| 9:8 | WO | xxh | Dimension of Texture $\mathbf{J}$ <br> 00: 1 dimension; only $S$ coordinate <br> 01: 2 dimensions; both S and T coordinates <br> 10: 3 dimensions; volume texture. S, T, R coordinates <br> 11: 4 dimensions; S, T, R, Q coordinates |  |
| 7:6 | WO | xxh | Reserved |  |
| 5 | WO | xxh | Texture S Coordinate Input Mode - for Texture I <br> 0 : Un-normalized <br> 1: Normalized |  |
| 4 | WO | xxh | TextureT Coordinate Input Mode - for Texture I <br> 0 : Un-normalized <br> 1: Normalized |  |
| 3 | WO | xxh | Texture R Coordinate Input Mode - for Texture I <br> 0 : Un-normalized <br> 1: Normalized |  |
| 2 | WO | xxh | Texture Q Coordinate Input Mode - for Texture I <br> 0 : Un-normalized <br> 1: Normalized |  |
| 1:0 | WO | xxh | Dimension of Texture I <br> 00: 1 dimension, only $S$ coordinate <br> 01: 2 dimensions; both S and T coordinates <br> 10: 3 dimensions; volume texture; S, T, R coordinates <br> 11: 4 dimensions; S, T, R, Q coordinates |  |

## $\underline{\text { HParaType }=02 h(\text { HParaSubType }=\text { FEh }), \text { Sub-Address }=0 \text { Fh: Reserved }}$

## $\underline{\text { HParaType }=02 \mathrm{~h}(\text { HParaSubType }=\text { FEh }), \text { Sub-Address }=10 \mathrm{~h}}$

Coefficient Setting 1

| $\begin{gathered} \text { Bits } \\ {[23: 0]} \end{gathered}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23 | WO | xxh | ```YUV422 (Packet Mode) Texture Decode Mode 0 : Even texel in \(S\) direction \(\left(\mathrm{Ye}, \mathrm{U}_{\mathrm{n}}, \mathrm{V}_{\mathrm{n}}\right)\) Odd texel in \(S\) direction ( \(\mathrm{Yo}, \mathrm{U}_{\mathrm{n}}, \mathrm{V}_{\mathrm{n}}\) ) 1: Even texel in \(S\) direction \(\left(\mathrm{Ye}, \mathrm{U}_{\mathrm{n}}, \mathrm{V}_{\mathrm{n}}\right)\) Odd texel in S direction (Yo, \(\left.\left(\mathrm{U}_{\mathrm{n}}+\mathrm{U}_{\mathrm{n}+1}\right) / 2,\left(\mathrm{~V}_{\mathrm{n}}+\mathrm{V}_{\mathrm{n}+1}\right) / 2\right)\) Note: If (HTXYUV422DM == true \& HTXnFM == 00110 000b \& (HTXSnFLSe == nearest for enlarge \| HTXSnFLSs == nearest for shrink) \(\&\) (odd texel in S direction) \& (not the rightest texel of texture)) \{ \(\mathrm{Y}=\mathrm{Yo}\) \(\mathrm{U}=\left(\mathrm{U}_{\mathrm{n}}+\mathrm{U}_{\mathrm{n}+1}\right) / 2\) \(\mathrm{V}=\left(\mathrm{V}_{\mathrm{n}}+\mathrm{V}_{\mathrm{n}+1}\right) / 2\) \} else \{ \(\mathrm{Y}=\mathrm{Y}\) \(\mathrm{U}=\mathrm{U}_{\mathrm{n}}\) \(\mathrm{V}=\mathrm{V}_{\mathrm{n}}\) \}``` |
| 22:12 | WO | xxh | Coefficient D of YUV to RGB Conversion Format as 2's complement s2.8 |
| 11 | WO | xxh | Reserved |
| 10:0 | WO | xxh | Coefficient A of YUV to RGB Conversion Format as 2's complement s2.8 |

## $\underline{\text { HParaType }=02 h(\text { HParaSubType }=\text { FEh }), \text { Sub-Address }=11 \mathrm{~h}}$

Coefficient Setting 2

| Bits <br> $[23: 0]$ | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 23 | WO | xxh | Reserved |
| $22: 12$ | WO | xxh | Coefficient C1 of YUV to RGB Conversion <br> Format as 2's complement s2.8 |
| 11 | WO | xxh | Reserved |
| $10: 0$ | WO | xxh | Coefficient B1 of YUV to RGB Conversion <br> Format as 2's complement s2.8 |

## HParaType $=02 \mathrm{~h}($ HParaSubType $=$ FEh $)$, Sub-Address $=12 \mathrm{~h}$ Coefficient Setting 3

| Bits <br> $[23: 0]$ | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 23 | WO | xxh | Reserved |
| $22: 12$ | WO | xxh | Coefficient C2 of YUV to RGB Conversion <br> Format as 2's complement s2.8 |
| 11 | WO | xxh | Reserved |
| $10: 0$ | WO | xxh | Coefficient B2 of YUV to RGB Conversion <br> Format as 2's complement s2.8 |

$\underline{\text { HParaType }=02 h(H P a r a S u b T y p e ~=~ F E h), ~ S u b-A d d r e s s ~=~ 13 h ~}$
Coefficient Setting 4

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 23 | WO | xxh | Reserved |
| $22: 12$ | WO | xxh | Coefficient C3 of YUV to RGB Conversion <br> Format as 2's complement s2.8 |
| 11 | WO | xxh | Reserved |
| $10: 0$ | WO | xxh | Coefficient B3 of YUV to RGB Conversion <br> Format as 2's complement s2.8 |

## VX900 Series Chrome9 HD Open Graphics Programming Manual

## HParaType 03h: Palette (HParaSubType: 00-22h)

HParaType $=03 \mathrm{~h}($ HParaSubType $=00 h)$
Texture Palette 0
This is only for Video Texture with AI44 and IA44. There are just 16 entries with 24-bit width as Y8U8V8.

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 24$ | WO | xxh | Reserved |
| $23: 16$ | WO | xxh | Y of Texture Palette N Data |
| $15: 8$ | WO | xxh | U of Texture Palette N Data |
| $7: 0$ | WO | xxh | V of Texture Palette N Data |

$\underline{\text { HParaType }=03 h(\text { HParaSubType }=01 \mathrm{~h}): \text { Reserved }(\text { Texture Palette1 1) }) ~(T) ~}$

HParaType $=03 \mathrm{~h}($ HParaSubType $=02 h):$ Reserved $($ Texture Palette1 2$)$

HParaType = 03h (HParaSubType $=03 \mathrm{~h}):$ Reserved $($ Texture Palette1 3)
$\underline{\text { HParaType }=03 h(\text { HParaSubType }=04 h): \text { Reserved }(\text { Texture Palette1 } 4) ~}$
$\underline{\text { HParaType }=03 h(\text { HParaSubType }=05 h): \text { Reserved }(\text { Texture Palette1 5) }}$
$\underline{\text { HParaType }=03 h(\text { HParaSubType }=06 h): \text { Reserved }(\text { Texture Palette1 6) }}$

$\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=08-0 \mathrm{Fh}): \text { Reserved }}$

## $\underline{\text { HParaType }=03 h(\text { HParaSubType }=10 \mathrm{~h})}$

Offset or Base Address of Texture from Level 1 to Level 8 for the 16 Texture Samples
Ther are 16 texture samples and each sample can be up to 8 levels, so there should be $16 \times 8=128$ entries.
■ HParaAdr $0 \rightarrow$ HTXS0L1Offset

- HParaAdr $1 \rightarrow$ HTXS0L2Offset
- HParaAdr $7 \rightarrow$ HTXS0L8Offset
- HParaAdr $8 \rightarrow$ HTXS1L1Offset
- HParaAdr $9 \rightarrow$ HTXS1L2Offset

■ HParaAdr $15 \rightarrow$ HTXS1L8Offset
■ HParaAdr $16 \rightarrow$ HTXS2L1Offset

- HParaAdr $17 \rightarrow$ HTXS2L2Offset

■ HParaAdr $23 \rightarrow$ HTXS2L8Offset
...........
HParaAdr $118 \rightarrow$ HTXSFL1Offset
HParaAdr $119 \rightarrow$ HTXSFL2Offset

HParaAdr $127 \rightarrow$ HTXSFL8Offset
To sum up, consider HTXSnLmBasOffset, its entry is ( $\mathbf{n} * 8+\mathbf{m}$ ), where $\mathbf{n}$ is from 0 to Fh, and $\mathbf{m}$ is from 1 to 8 h .

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Location of Texture Sample n's Level $\mathbf{m}$ <br> 00: Syntem Local Frame Buffer (S.L.) |
|  |  |  | Description <br> 01: System Dynamic Frame Buffer (S.F.) <br> 10: Reserved (System Memory) <br> 11: Reserved (Local Memory Local Frame Buffer (L.L.) |
| $29: 24$ | WO | xxh | Reserved |
| $23: 0$ | WO | xxh | Offset Related to Texture Sample n's Level $\mathbf{0}$ for Level m Base Address <br> In unit of byte. <br> This must be 256-byte boundary (in unit of 256 bytes or [31:8]). |

## HParaType $=03 \mathrm{~h}($ HParaSubType $=11 \mathrm{~h})$

## Texture 4x4 Filter Coeffiecient Table

There are $2 \wedge 5=32$ entries. The 5-bit fraction of "sf" or "tf" is the index.

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 22$ | WO | xxh | Reserved |
| $21: 16$ | WO | xxh | Coefficient Cm for 4x4 Filter <br> Format as 1.5 positive fixed-point; maximum is 1.0. |
| 15 | WO | xxh | Double the Coefficient Cr <br> 0: Crd = HTX4X4FltCrd <br> 1: Crd = HTX4X4FltCrd << 1 |
| $14: 8$ | WO | xxh | Coefficient C2 for 4x4 Filter <br> Format as s1.5 2's complement fixed-point; maximum is 1.0 and minimum is -0.5. |
| 7 | WO | xxh | Double the Coefficient Clu <br> 0: Clu = HTX4X4FltClu <br> 1: Clu = HTX4X4FltClu << 1 |
| $6: 0$ | WO | xxh | Coefficient Clu for 4x4 Filter <br> Format as s1.5 2's complement fixed-point; maximum is 1.0 and minimum is $-0.5 . ~$ |



```
Cl = HTX4X4Clu(sf) * 2^HTX4X4CluE(sf)
Cr = HTX4X4Crd(sf)* 2^HTX4X4CrdE(sf)
Csm = HTX4X4Cm(sf)
Cu = HTX4X4Clu(tf) * 2^HTX4X4CluE(tf)
Cd = HTX4X4Crd(tf) * 2^HTX4X4CrdE(tf)
Ctm = HTX4X4Cm(tf)
Cp1 = (1- Csm)*(1 - Ctm)
Cp2 = Csm*(1 - Ctm)
Cp3 = (1-Csm)*Ctm
Cp4 = Csm*Ctm
```

$\mathrm{T} 1=(1-\mathrm{Cl}) *(1-\mathrm{Cu}) * \mathrm{~T} 1 \mathrm{ul}+\mathrm{Cl} *(1-\mathrm{Cu}) * \mathrm{~T} 1 \mathrm{ur}+(1-\mathrm{Cl}) * \mathrm{Cu} * \mathrm{~T} 1 \mathrm{dl}+\mathrm{Cl} * \mathrm{Cu} * \mathrm{~T} 1 \mathrm{dr}$
$\mathrm{T} 2=(1-\mathrm{Cr}) *(1-\mathrm{Cu}) * \mathrm{~T} 2 \mathrm{ul}+\mathrm{Cr} *(1-\mathrm{Cu}) * \mathrm{~T} 2 \mathrm{ur}+(1-\mathrm{Cr}) * \mathrm{Cu} * \mathrm{~T} 2 \mathrm{dl}+\mathrm{Cr}^{*} \mathrm{Cu}^{*} \mathrm{~T}_{2} \mathrm{dr}$
$\mathrm{T} 3=(1-\mathrm{Cl}) *(1-\mathrm{Cd}) * \mathrm{~T} 3 \mathrm{ul}+\mathrm{Cl} *(1-\mathrm{Cd}) * \mathrm{~T} 3 \mathrm{ur}+(1-\mathrm{Cl}) * \mathrm{Cd} * \mathrm{~T} 3 \mathrm{dl}+\mathrm{Cl} * \mathrm{Cd} * \mathrm{~T} 3 \mathrm{dr}$
T4 $=(1-\mathrm{Cr}) *(1-\mathrm{Cd}) * \mathrm{~T} 4 \mathrm{ul}+\mathrm{Cr} *(1-\mathrm{Cd}) * \mathrm{~T} 4 \mathrm{ur}+(1-\mathrm{Cr}) * \mathrm{Cd} * \mathrm{~T} 4 \mathrm{dl}+\mathrm{Cr} * \mathrm{Cd} * \mathrm{~T} 4 \mathrm{dr}$
$\mathrm{P}=\mathrm{T} 1 * \mathrm{Cp} 1+\mathrm{T} 2 * \mathrm{Cp} 2+\mathrm{T} 3 * \mathrm{Cp} 3+\mathrm{T} 4 * \mathrm{Cp} 4$

Technologies, Inc. we connect

HParaType $=03 \mathrm{~h}($ HParaSubType $=14 \mathrm{~h})$
Stipple Palette

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :---: |
| $31: 0$ | WO | xxh | 32-Bit Stipple Palette Data |

$\underline{\text { HParaType }=03 h(H P a r a S u b T y p e ~}=15 \mathrm{~h})$, HParaAdr $=00 \mathrm{~h}$
De-Gamma Table for Reading Texture

| Bits | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 31:30 | WO | xxh | Rounding Mode <br> 00: Truncate <br> 01: Rounding <br> 1x: Reserved |
| 29:20 | WO | xxh | De-Gamma Table Value for Reading Texture at C = 10'h0C0 |
| 19:10 | WO | xxh | De-Gamma Table Value for Reading Texture at C = 10'h080 |
| 9:0 | WO | xxh | De-Gamma Table Value for Reading Texture at C = 10'h040 |

## $\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=15 \mathrm{~h}), \text { HParaAdr }=01 \mathrm{~h}}$ <br> De-Gamma Table for Reading Texture

| Bits | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 31:30 | WO | xxh | Reserved |
| 29:20 | WO | xxh | De-Gamma Table Value for Reading Texture at C = 10'h180 |
| 19:10 | WO | xxh | De-Gamma Table Value for Reading Texture at C = 10'h140 |
| 9:0 | WO | xxh | De-Gamma Table Value for Reading Texture at $\mathrm{C}=10$ 'h100 |

$\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=15 \mathrm{~h}), \text { HParaAdr }=02 \mathrm{~h}}$
De-Gamma Table for Reading Texture

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | De-Gamma Table Value for Reading Texture at C $=\mathbf{1 0}$ 'h240 |
| $19: 10$ | WO | xxh | De-Gamma Table Value for Reading Texture at C $=\mathbf{1 0} \mathbf{1 0}^{\prime} \mathbf{h 2 0 0}$ |
| $9: 0$ | WO | xxh | De-Gamma Table Value for Reading Texture at C $=\mathbf{1 0} \mathbf{1 0}^{\prime} \mathbf{h 1 C 0}$ |

$\underline{\text { HParaType }=03 h(H P a r a S u b T y p e=15 h), ~ H P a r a A d r=03 h}$

## De-Gamma Table for Reading Texture

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | De-Gamma Table Value for Reading Texture at C $=\mathbf{1 0}$ 'h300 |
| $19: 10$ | WO | xxh | De-Gamma Table Value for Reading Texture at C $=\mathbf{1 0} \mathbf{\prime} \mathbf{h 2 C 0}$ |
| $9: 0$ | WO | xxh | De-Gamma Table Value for Reading Texture at C $=\mathbf{1 0} \mathbf{1 0} \mathbf{h 2 8 0}$ |

$\underline{\text { HParaType }=03 h(\text { HParaSubType }=15 h), \text { HParaAdr }=04 h ~}$
De-Gamma Table for Reading Texture

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | De-Gamma Table Value for Reading Texture at C $=\mathbf{1 0}$ 'h3C 0 |
| $19: 10$ | WO | xxh | De-Gamma Table Value for Reading Texture at C $=\mathbf{1 0} \mathbf{1 0}^{\prime} \mathbf{h 3 8 0}$ |
| $9: 0$ | WO | xxh | De-Gamma Table Value for Reading Texture at C $=\mathbf{1 0} \mathbf{h} 340$ |

HParaType $=03 \mathrm{~h}($ HParaSubType $=17 \mathrm{~h})$, HParaAdr $=00 \mathrm{~h}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Rounding Mode for R Channel <br> 00: Truncate <br> 01: Rounding <br> 1x: Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h001 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G = 10'h001 |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h001 |

$\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=17 \mathrm{~h}), \text { HParaAdr }=01 \mathrm{~h}}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Rounding Mode for G Channel <br> 00: Truncate <br> 01: Rounding <br> 1x: Reserved |
|  |  |  | Description |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R $=\mathbf{1 0}$ 'h002 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G = 10'h002 |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h002 |

$\underline{\text { ParaType }=03 h(\text { HParaSubType }=17 \mathrm{~h}), \text { HParaAdr }=02 \mathrm{~h}}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Rounding Mode for B Channel <br> 00: Truncate <br> 01: Rounding <br> 1 1: Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h003 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G = 10'h003 |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h003 |

## $\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=17 \mathrm{~h}), \text { HParaAdr }=03 \mathrm{~h}}$ <br> Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | WO | xxh | Instead of Gamma Correction, but deGamma correction for R Channel <br> 0: Gamma correction <br> 1: de-Gamma correction |
| 30 | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R $=\mathbf{1 0}$ 'h004 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G = 10'h004 |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B =10'h004 |

$\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=17 \mathrm{~h}), \text { HParaAdr }=\mathbf{0 4 h}}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| 31 | WO | xxh | Instead of Gamma Correction, but deGamma correction for G Channel <br> 0: Gamma correction <br> 1: de-Gamma correction |
| 30 | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h006 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G = 10'h006 |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B =10'h006 |

Technologies, Inc. we connect

HParaType $=03 \mathrm{~h}($ HParaSubType $=17 \mathrm{~h})$, HParaAdr $=05 \mathrm{~h}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| 31 | WO | xxh | Instead of Gamma Correction, but deGamma correction for B Channel <br> 0: Gamma correction <br> 1: de-Gamma correction |
| 30 | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h008 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G = 10'h008 |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B =10'h008 |

$\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=17 \mathrm{~h}), \text { HParaAdr }=\mathbf{0 6 h}}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at $\mathbf{R}=\mathbf{1 0 \prime} \mathbf{h 0 0 C}$ |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G $=\mathbf{1 0} \mathbf{h} \mathbf{h 0 0 C}$ |
| 9:0 | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h00C |

## $\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=17 \mathrm{~h}), \text { HParaAdr }=07 \mathrm{~h}}$

Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h010 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G = 10'h010 |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h010 |

$\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=17 \mathrm{~h}), \text { HParaAdr }=08 \mathrm{~h}}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at $\mathbf{R}=\mathbf{1 0} \mathbf{h} \mathbf{0 1 8}$ |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G $=\mathbf{1 0} \mathbf{h} \mathbf{h 0 1 8}$ |
| 9:0 | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h018 |

$\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=17 \mathrm{~h}), \text { HParaAdr }=09 \mathrm{~h}}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h020 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G $=\mathbf{1 0}$ 'h020 |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h020 |

$\underline{\text { HParaType }}=03 \mathrm{~h}($ HParaSubType $=17 \mathrm{~h}), \mathbf{H P a r a A d r}=0 \mathrm{Ah}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Rescription |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h030 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G = 10'h030 |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h030 |

Technologies, Inc we connect
$\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=17 \mathrm{~h}), \text { HParaAdr }=\mathbf{0 B h}}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h040 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G $=\mathbf{1 0} \mathbf{h} \mathbf{h 0 4 0}$ |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h040 |

$\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=17 \mathrm{~h}), \text { HParaAdr }=0 \mathrm{Ch}}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h050 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G $=\mathbf{1 0} \mathbf{h} \mathbf{h 0 5 0}$ |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h050 |

$\underline{\text { HParaType }=03 h(\text { HParaSubType }=17 \mathrm{~h}), \text { HParaAdr }=0 \mathrm{Dh}}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at $\mathbf{R}=\mathbf{1 0} \mathbf{h} \mathbf{h 0 6 0}$ |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G $=\mathbf{1 0} \mathbf{\prime} \mathbf{h 0 6 0}$ |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h060 |

$\underline{\text { HParaType }}=03 \mathrm{~h}($ HParaSubType $=17 \mathrm{~h}), \mathrm{HParaAdr}=0 \mathrm{Eh}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h070 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G = 10'h070 |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h070 |

$\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=17 \mathrm{~h}), \text { HParaAdr }=0 \mathrm{Fh}}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h080 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G $=\mathbf{1 0} \mathbf{h} \mathbf{h 0 8 0}$ |
| 9:0 | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h080 |

## $\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=17 \mathrm{~h}), \text { HParaAdr }=10 \mathrm{~h}}$

Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h0A0 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G = 10'h0A0 |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h0A0 |

Technologies, Inc. we connect

HParaType $=03 \mathrm{~h}($ HParaSubType $=17 \mathrm{~h})$, HParaAdr $=11 \mathrm{~h}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h0C0 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G $=\mathbf{1 0} \mathbf{h} \mathbf{0 C 0}$ |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h0C0 |

$\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=17 \mathrm{~h}), \text { HParaAdr }=12 \mathrm{~h}}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h0E0 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G = 10'h0E0 |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h0E0 |

$\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=17 \mathrm{~h}), \text { HParaAdr }=13 \mathrm{~h}}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h100 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G = 10'h100 |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h100 |

$\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=17 \mathrm{~h}), \text { HParaAdr }=14 \mathrm{~h}}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h140 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G = 10'h140 |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h140 |

$\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=17 \mathrm{~h}), \text { HParaAdr }=15 \mathrm{~h}}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h180 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G $=\mathbf{1 0}$ 'h180 |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h180 |

## $\underline{\text { HParaType }=03 \mathrm{~h}}($ HParaSubType $=17 \mathrm{~h})$, HParaAdr $=16 \mathrm{~h}$

Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h1C0 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G = 10'h1C0 |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h1C0 |

Technologies, Inc we connect

HParaType $=03 \mathrm{~h}($ HParaSubType $=17 \mathrm{~h})$, HParaAdr $=17 \mathrm{~h}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h200 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G $=\mathbf{1 0} \mathbf{1 0 h}^{\prime 200}$ |
| 9:0 | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h200 |

$\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=17 \mathrm{~h}), \text { HParaAdr }=18 \mathrm{~h}}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h240 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G $=\mathbf{1 0} \mathbf{\prime} \mathbf{h 2 4 0}$ |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h240 |

$\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=17 \mathrm{~h}), \text { HParaAdr }=19 \mathrm{~h}}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h280 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G = 10'h280 |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h280 |

$\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=17 \mathrm{~h}), \mathrm{HParaAdr}=1 \mathrm{Ah}}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h2C0 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G = 10'h2C0 |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h2C0 |

$\underline{\text { HParaType }=03 \mathrm{~h}}($ HParaSubType $=17 \mathrm{~h})$, HParaAdr $=1 \mathrm{Bh}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h300 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G $=\mathbf{1 0} \mathbf{\prime} \mathbf{h 3 0 0}$ |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h300 |

## $\underline{\text { HParaType }=03 h(H P a r a S u b T y p e ~=~ 17 h), ~ H P a r a A d r ~=~ 1 C h ~}$

Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h340 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G = 10'h340 |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h340 |

$\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=17 \mathrm{~h}), \text { HParaAdr }=1 \mathrm{Dh}}$
Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at R = 10'h380 |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G $=\mathbf{1 0} \mathbf{\prime} \mathbf{h 3 8 0}$ |
| $9: 0$ | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h380 |

$\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=17 \mathrm{~h}), \text { HParaAdr }=1 \mathrm{Eh}}$

## Gamma-de-Gamma Table for Writing Color

| Bits | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $31: 30$ | WO | xxh | Reserved |
| $29: 20$ | WO | xxh | Gamma Table Value for Writing R Channel at $\mathbf{R}=\mathbf{1 0 \prime} \mathbf{h 3 C 0}$ |
| $19: 10$ | WO | xxh | Gamma Table Value for Writing G Channel at G = 10'h3C 0 |
| 9:0 | WO | xxh | Gamma Table Value for Writing B Channel at B = 10'h3C0 |

$\underline{\text { HParaType }=03 \mathrm{~h}(\text { HParaSubType }=20 \mathrm{~h}-22 h): \text { Reserved }}$

HParaType $=03 \mathrm{~h}($ HParaSubType $=30 \mathrm{~h})$
Vertex Buffer (Multiple Streams) Base Address \& Pitch
There are total 16 entries.

| Bits | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $31: 10$ | WO | xxh | Vertex Buffer (Vertex Stream) Base Address for Data $\mathbf{n}$ <HVBnBase> <br> In unit of 1024 bytes, where " n " is from 0 to F. Therefore there are at most 16 Vertext Data. |
| 9 | WO | xxh | Reserved |
| 8:0 | WO | xxh | Vertex Buffer (Vertex Stream) Pitch for Data n (in unit of 4 bytes) |

[^1]
## HParaType 04h: Vertex and Primitive Setting

Sub-Address (Bits [31:24]): 00-AAh

HParaType $=04 \mathrm{~h}$, Sub-Address $=00 \mathrm{~h}$
Flexible Vertex Format and Multiple Streams 1

| $\begin{array}{\|c} \text { Bits } \\ {[23: 0]} \end{array}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:22 | WO | xxh | Flexibility Vertex Format's (X, Y) Test Mode <br> Test the VS's oPos. <br> 00: Disable <br> 01: If ( X or Y is "Not-a-Number) then ignore corresponded primitive <br> 1 x : If ( X or Y is "Not-a-Number) then ignore corresponded primitive list |
| 21:20 | WO | xxh | Flexibility Vertex Format's Z Test Mode <br> Test the VS's oPos. <br> 00: Disable <br> 01: If ( Z is "Not-a-Number) then ignore corresponded primitive <br> 1 x : If ( Z is "Not-a-Number) then ignore corresponded primitive list |
| 19:18 | WO | xxh | Flexibility Vertex Format's W Test Mode <br> Test the VS's oPos. <br> 00: Disable <br> 01: If (W is "Not-a-Number) then ignore corresponded primitive <br> 1 x : If ( W is "Not-a-Number) then ignore corresponded primitive list |
| 17 | WO | xxh | Switch the Flexibility Vertex Format's X to Y, and Y to X Switch X, Y channel of VS's oPos. <br> 0: Keep <br> 1: Switch |
| 16:15 | WO | xxh | Location of Vertex Buffer <br> 00: System Local Frame Buffer (S.L.) <br> 01: System Dynamic Frame Buffer (S.F.) <br> 10: Reserved (System Memory) <br> 11: Reserved (Local Memory Local Frame Buffer (L.L.) |
| 14:12 | WO | xxh | Reserved |
| 11:8 | WO | xxh | ```Number of Used Vertex Buffers Data in VS (or the Number of Input Registers Needed in VS) <HVBDNum> 0: VBD0 used VBD0 \& VBD1 used VBD0, VBD1 \& VBD2 used n: VBD0, VBD1 ....\& VBDn used Maximum to 15 (16 vertex buffer datas used)``` |
| 7 | WO | xxh | Reserved |
| 6:0 | WO | xxh | Sum of All the Vertex Buffer Data According to HVBDNum \& HVBD0FM In unit of 4 bytes. |

## HParaType $=04 \mathrm{~h}$, Sub-Address $=01 \mathrm{~h}$

Flexible Vertex Format and Multiple Streams 2

| Bits <br> [23:0] | Attribute | Default |  |
| :--- | :---: | :---: | :--- |
| $23: 20$ | WO | xxh | Vertex Buffer ID of Vertex Data 0 |
| $19: 12$ | WO | xxh | Offset for D0 to HVB0Base <br> In unit of 4 bytes and max 255*4 bytes. <br> Please refer to T03A30[31:10] HVBnBase, n represents 0, 1...etc. |
| $11: 8$ | WO | xxh | Indicate which "Input Registr" for the VB's D0 (1 ${ }^{\text {st }}$ Vertex Data) <br> 0000: IR0 <br> 0001: IR1 <br> $\ldots$ |
|  |  |  | 1111: IRf. <br> This index indicates one of the 16 input register. |
| $7: 0$ | WO | xxh | Format of VB's D0 (1 ${ }^{\text {st }}$ Data) <HVBD0FM> <br> Bits [7:6] Dimension <br> 00: 1D and fill IR as (value0, 0, 0, 1) <br> 01: 2D and fill IR as (value0, value1, 0, 1) <br> 10: 3D and fill IR as (value0, value1, value2, 1) <br> 11: 4D and fill IR as (value0, value1, value2, value3) <br> Where "value" is transformed as 32-bit floating. |



Technologies, Inc. we connect

VX900 Series Chrome9 HD Open Graphics Programming Manual

|  |  |  | DEC3N <br> Float16_2 <br> Float16_4 | $=>$ <br>  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | 10001111 b <br> 01000100 b <br> 11000100 b |  |  |  |

## HParaType $=04 \mathrm{~h}$, Sub-Address $=02 \mathrm{~h}$

Flexible Vertex Format and Multiple Streams 3

| Bits <br> $[23: 0]$ | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 20$ | WO | xxh | Vertex Buffer ID of Vertex Data 1 |
| $19: 12$ | WO | xxh | Offset for D1 to Related Base <br> In unit of 4 bytes and max 255*4 bytes. |
| $11: 8$ | WO | xxh | Indicate which "Input Register" for the VB's D1 (2 ${ }^{\text {nd }}$ Vertex Data) |
| $7: 0$ | WO | xxh | Format of VB's D1 (2 ${ }^{\text {nd }}$ Data) |

## HParaType $=\mathbf{0 4 h}$, Sub-Address $=03 \mathrm{~h}$

Flexible Vertex Format and Multiple Streams 4

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 20$ | WO | xxh | Vertex Buffer ID of Vertex Data 2 |
| $19: 12$ | WO | xxh | Offset for D2 to Related Base <br> In unit of 4 bytes and max 255*4 bytes. |
| $11: 8$ | WO | xxh | Indicate which "Input Register" for the VB's D2 (3 ${ }^{\text {rd }}$ Vertex Data) |
| $7: 0$ | WO | xxh | Format of VB's D2 (3 ${ }^{\text {rd }}$ Data) |

## HParaType $=04 \mathrm{~h}$, Sub-Address $=04 \mathrm{~h}$

Flexible Vertex Format and Multiple Streams 5

| Bits <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 20$ | WO | xxh | Vertex Buffer ID of Vertex Data 3 |
| $19: 12$ | WO | xxh | Offset for D3 to Related Base <br> In unit of 4 bytes and max 255*4 bytes. |
| $11: 8$ | WO | xxh | Indicate which "Input Register" for the VB's D3 (4 ${ }^{\text {th }}$ Vertex Data) |
| $7: 0$ | WO | xxh | Format of VB's D3 (4 ${ }^{\text {th }}$ Data) |

HParaType $=04 \mathrm{~h}$, Sub-Address $=05 \mathrm{~h}$
Flexible Vertex Format and Multiple Streams 6

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 20$ | WO | xxh | Vertex Buffer ID of Vertex Data 4 |
| $19: 12$ | WO | xxh | Offset for D4 to Related Base <br> In unit of 4 bytes and max 255*4 bytes. |
| $11: 8$ | WO | xxh | Indicate which "Input Register" for the VB's D4 (5 ${ }^{\text {th }}$ Vertex Data) |
| $7: 0$ | WO | xxh | Format of VB's D4 (5 ${ }^{\text {th }}$ Data) |

HParaType $=04 \mathrm{~h}$, Sub-Address $=06 \mathrm{~h}$
Flexible Vertex Format and Multiple Streams 7

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 20$ | WO | xxh | Vertex Buffer ID of Vertex Data 5 |
| $19: 12$ | WO | xxh | Offset for D5 to Related Base <br> In unit of 4 bytes and max 255*4 bytes. |
| $11: 8$ | WO | xxh | Indicate which "Input Register" for the VB's D5 (6 ${ }^{\text {th }}$ Vertex Data) |
| $7: 0$ | WO | xxh | Format of VB's D5 (6 ${ }^{\text {th }}$ Data) |

Technologies, Inc. we connect

HParaType $=04 \mathrm{~h}$, Sub-Address $=07 \mathrm{~h}$
Flexible Vertex Format and Multiple Streams 8

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 20$ | WO | xxh | Vertex Buffer ID of Vertex Data 6 |
| $19: 12$ | WO | xxh | Offset for D6 to Related Base <br> In unit of 4 bytes and max 255*4 bytes. |
| $11: 8$ | WO | xxh | Indicate which "Input Register" for the VB's D6 (7 |
| $7: 0$ | WO | Xxh | Format of VB's D6 (7 $7^{\text {th }}$ Data) |

## HParaType $=\mathbf{0 4 h}$, Sub-Address $=\mathbf{0 8 h}$

Flexible Vertex Format and Multiple Streams 9

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 20$ | WO | xxh | Vertex Buffer ID of Vertex Data 7 |
| $19: 12$ | WO | xxh | Offset for D7 to Related Base <br> In unit of 4 bytes and max 255*4 bytes. |
| $11: 8$ | WO | xxh | Indicate which "Input Register" for the VB's D7 (8 ${ }^{\text {th }}$ Vertex Data) |
| $7: 0$ | WO | xxh | Format of VB's D7 (8 ${ }^{\text {th }}$ Data) |

## HParaType $=04 \mathrm{~h}$, Sub-Address $=09 \mathrm{~h}$

Flexible Vertex Format and Multiple Streams 10

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 20$ | WO | xxh | Vertex Buffer ID of Vertex Data 8 |
| $19: 12$ | WO | xxh | Offset for D8 to Related Base <br> In unit of 4 bytes and max 255*4 bytes. |
| $11: 8$ | WO | xxh | Indicate which "Input Register" for the VB's D8 (9 ${ }^{\text {th }}$ Vertex Data) |
| $7: 0$ | WO | xxh | Format of VB's D8 (9 ${ }^{\text {th }}$ Data) |

HParaType $=04 \mathrm{~h}$, Sub-Address $=0 \mathrm{Ah}$
Flexible Vertex Format and Multiple Streams 11

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 20$ | WO | xxh | Vertex Buffer ID of Vertex Data 9 |
| $19: 12$ | WO | xxh | Offset for D9 to Related Base <br> In unit of 4 bytes and max 255*4 bytes. |
| $11: 8$ | WO | xxh | Indicate which "Input Register" for the VB's D9 (10 ${ }^{\text {th }}$ Vertex Data) |
| $7: 0$ | WO | xxh | Format of VB's D9 (10 ${ }^{\text {th }}$ Data) |

## HParaType $=04 h$, Sub-Address 0Bh

Flexible Vertex Format and Multiple Streams 12

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 20$ | WO | xxh | Vestex Buffer ID of Vertex Data A |
| $19: 12$ | WO | xxh | Offset for DA to Related Base <br> In unit of 4 bytes and max 255*4 bytes. |
| $11: 8$ | WO | xxh | Indicate which "Input Register" for the VB's DA (11 ${ }^{\text {th }}$ Vertex Data) |
| $7: 0$ | WO | xxh | Format of VB's DA (11th Data) |

HParaType $=04 \mathrm{~h}$, Sub-Address $=0 \mathrm{Ch}$

## Flexible Vertex Format and Multiple Streams 13

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 20$ | WO | xxh | Vertex Buffer ID of Vertex Data B |
| $19: 12$ | WO | xxh | Offset for DB to Related Base <br> In unit of 4 bytes and max 255*4 bytes. |
| $11: 8$ | WO | xxh | Indicate which "Input Register" for the VB's DB (12 ${ }^{\text {h }}$ Vertex Data) |
| $7: 0$ | WO | xxh | Format of VB's DB (12 ${ }^{\mathbf{h}}$ Data) |

HParaType $=04 \mathrm{~h}$, Sub-Address $=0 \mathrm{Dh}$
Flexible Vertex Format and Multiple Streams 14

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 20$ | WO | xxh | Vertex Buffer ID of Vertex Data C |
| $19: 12$ | WO | xxh | Offset for DC to Related Base <br> In unit of 4 bytes and max 255*4 bytes. |
| $11: 8$ | WO | xxh | Indicate which "Input Register" for the VB's DC (13 ${ }^{\text {th }}$ Vertex Data) |
| $7: 0$ | WO | xxh | Format of VB's DC (13 ${ }^{\text {th }}$ Data) |

## $\underline{\text { HParaType }=04 h, \text { Sub-Address }=0 E h}$

Flexible Vertex Format and Multiple Streams 15

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 20$ | WO | xxh | Vescription |
| $19: 12$ | WO | xxh | Offsex Buffer ID of Vertex Data D <br> In unit of 4 bytes Related Base <br> (12 |
| $11: 8$ | WO | xxh | Indicate which "Input Register" for the VB's DD (14 ${ }^{\text {th }}$ Vertex Data) |
| $7: 0$ | WO | xxh | Format of VB's DD (14 ${ }^{\text {th }}$ Data) |

## HParaType $=04 \mathrm{~h}$, Sub-Address $=0 \mathrm{Fh}$

Flexible Vertex Format and Multiple Streams 16

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 20$ | WO | xxh | Vertex Buffer ID of Vertex Data E |
| $19: 12$ | WO | xxh | Offset for DE to Related Base <br> In unit of 4 bytes and max 255*4 bytes. |
| $11: 8$ | WO | xxh | Indicate which "Input Register" for the VB's DE (15 ${ }^{\text {th }}$ Vertex Data) |
| $7: 0$ | WO | xxh | Format of VB's DE (15 ${ }^{\text {th }}$ Data) |

## HParaType $=\mathbf{0 4 h}$, Sub-Address $=10 \mathrm{~h}$

Flexible Vertex Format and Multiple Streams 17

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 20$ | WO | xxh | Vertex Buffer ID of Vertex Data F |
| $19: 12$ | WO | xxh | Offset for DF to Related Base <br> In unit of 4 bytes and max 255*4 bytes. |
| $11: 8$ | WO | xxh | Indicate which "Input Register" for the VB's DF (16 ${ }^{\text {th }}$ Vertex Data) |
| $7: 0$ | WO | xxh | Format of VB's DF (16 ${ }^{\text {th }}$ Data) |

## $\underline{\text { HParaType }=04 \mathrm{~h}, \text { Sub-Address }=11 \mathrm{~h} \text { : Reserved (Flexible Vertex Format and Multiple Streams 18) }}$

HParaType $=\mathbf{0 4 h}$, Sub-Address $=12 \mathrm{~h}$
Flexible Vertex Format and Multiple Streams 19

| $\begin{array}{\|c\|} \hline \text { Bits } \\ {[23: 0]} \end{array}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:16 | WO | xxh | Reserved |
| 15 | WO | xxh | The 16th Input Register(IRf) is filled from Some VB Data 0 : The Input Register should be default value $(0,0,0,1)$ <br> 1: The Input Register is filled from VB |
| 14 | WO | xxh | The 15th Input Register(IRe) is filled from Some VB Data <br> 0 : The Input Register should be default value $(0,0,0,1)$ <br> 1: The Input Register is filled from VB |
| 13 | WO | xxh | The 14th Input Register(IRd) is filled from Some VB Data <br> 0 : The Input Register should be default value $(0,0,0,1)$ <br> 1: The Input Register is filled from VB |
| 12 | WO | xxh | The 13th Input Register(IRc) is filled from Some VB Data <br> 0 : The Input Register should be default value $(0,0,0,1)$ <br> 1: The Input Register is filled from VB |
| 11 | WO | xxh | The 12th Input Register(IRb) is filled from Some VB Data <br> 0 : The Input Register should be default value $(0,0,0,1)$ <br> 1: The Input Register is filled from VB |
| 10 | WO | xxh | The 11th Input Register(IRa) is filled from Some VB Data <br> 0 : The Input Register should be default value $(0,0,0,1)$ <br> 1: The Input Register is filled from VB |
| 9 | WO | xxh | The 10th Input Register(IR9) is filled from Some VB Data <br> 0 : The Input Register should be default value $(0,0,0,1)$ <br> 1: The Input Register is filled from VB |
| 8 | WO | xxh | The 9th Input Register(IR8) is filled from Some VB Data <br> 0 : The Input Register should be default value $(0,0,0,1)$ <br> 1: The Input Register is filled from VB |
| 7 | WO | xxh | The 8th Input Register(IR7) is filled from Some VB Data 0 : The Input Register should be default value $(0,0,0,1)$ <br> 1: The Input Register is filled from VB |
| 6 | WO | xxh | The 7th Input Register(IR6) is filled from Some VB Data <br> 0 : The Input Register should be default value $(0,0,0,1)$ <br> 1: The Input Register is filled from VB |
| 5 | WO | xxh | The 6th Input Register(IR5) is filled from Some VB Data <br> 0 : The Input Register should be default value $(0,0,0,1)$ <br> 1: The Input Register is filled from VB |
| 4 | WO | xxh | The 5th Input Register(IR4) is filled from Some VB Data 0 : The Input Register should be default value $(0,0,0,1)$ <br> 1: The Input Register is filled from VB |
| 3 | WO | xxh | The 4th Input Register(IR3) is filled from Some VB Data 0 : The Input Register should be default value $(0,0,0,1)$ <br> 1: The Input Register is filled from VB |
| 2 | WO | xxh | The 3rd Input Register(IR2) is filled from Some VB Data <br> 0 : The Input Register should be default value $(0,0,0,1)$ <br> 1: The Input Register is filled from VB |
| 1 | WO | xxh | The 2nd Input Register(IR1) is filled from Some VB Data 0 : The Input Register should be default value $(0,0,0,1)$ <br> 1: The Input Register is filled from VB |
| 0 | WO | xxh | The 1st Input Register(IR0) is filled from Some VB Data <br> 0 : The Input Register should be default value $(0,0,0,1)$ <br> 1: The Input Register is filled from VB |

[^2]
## HParaType $=\mathbf{0 4 h}$, Sub-Address $=\mathbf{2 0 h}$

Vertex Buffer \& Primitive Setting 1

| $\begin{array}{\|c\|} \hline \text { Bits } \\ {[23: 0]} \\ \hline \end{array}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:22 | WO | xxh | Reserved |
| 21:16 | WO | xxh | The Setting of Second or Even One-vertex Triangle <H2nd1VT> <br> Bit [21:20]: Setting of Vertex A <br> This setting is used for both triangle and line rendering. <br> 00: Vertex a is a new input <br> 01: The Vertex a will be replaced by previous Vertex a. <br> 10: The Vertex a will be replaced by previous Vertex b. <br> 11: The Vertex a will be replaced by previous Vertex c. <br> Bit [19:18] Setting of Vertex B <br> This setting is used for both triangle and line rendering. <br> 00 : Vertex $b$ is a new input <br> 01: The Vertex b will be replaced by previous Vertex a. <br> 10: The Vertex b will be replaced by previous Vertex b. <br> 11: The Vertex b will be replaced by previous Vertex c. <br> Bit [17:16] Setting of Vertex C <br> This setting is used for both triangle and line rendering. <br> 00: Vertex c is a new input <br> 01: The Vertex c will be replaced by previous Vertex a. <br> 10: The Vertex c will be replaced by previous Vertex b. <br> 11: The Vertex c will be replaced by previous Vertex c. |
| 15:8 | WO | xxh | Primitive Render Mode <br> 00000000: Full Vertex Cycle <br> For Triangle Rendering, this is the 3 vertexes cycle. <br> For Line Rendering, this is the 2 vertexes cycle. <br> 10xxxxxx: Reserved <br> x1xxxxxx: Automatic Fast Primitive Vertex Cycle <br> For Triangle Rendering, this is a fast way to render 3111 Mode <br> For Line Rendering, this is a fast way to render 2111 Mode <br> The first or odd single vertex cycle will use the setting of bit [5:0]. <br> The second or even single vertex cycle will use the setting of H2nd1VT. <br> Bit [13:12] Setting of Vertex A <br> This setting is used for both triangle and line rendering. <br> 00: Vertex a is a new input <br> 01: The Vertex a will be replaced by previous Vertex a. <br> 10: The Vertex a will be replaced by previous Vertex b. <br> 11: The Vertex a will be replaced by previous Vertex c. <br> Bit [11:10] Setting of Vertex B <br> This setting is used for both triangle and line rendering. <br> 00: Vertex b is a new input <br> 01: The Vertex b will be replaced by previous Vertex a. <br> 10: The Vertex b will be replaced by previous Vertex b. <br> 11: The Vertex b will be replaced by previous Vertex c. <br> Bit [9:8] Setting of Vertex C <br> This setting is used for both triangle and line rendering. <br> 00: Vertex c is a new input <br> 01: The Vertex c will be replaced by previous Vertex a. <br> 10: The Vertex c will be replaced by previous Vertex b. <br> 11: The Vertex c will be replaced by previous Vertex c. |
| 7:2 | WO | xxh | Reserved |
| 1 | WO | xxh | Vertex Buffer Index Mode <br> 0: 16-bit index <br> 1: 32-bit index |
| 0 | WO | xxh | Vertex Mode <br> 0: Command mode Vertex <br> 1: Index mode Vertex |

## $\underline{\text { HParaType }=04 h, \text { Sub-Address }=21 \mathrm{~h}-22 F: \text { Reserved }}$

HParaType $=\mathbf{0 4 h}$, Sub-Address $=\mathbf{2 3 h}$
Vertex Buffer \& Primitive Setting 4

| $\begin{gathered} \text { Bits } \\ {[23: 0]} \end{gathered}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23 | WO | xxh | Disable Clipping for Triangle Point (Just Near Plane) <br> 0: Enable <br> 1: Disable |
| 22 | WO | xxh | ```Enable Clipping By Plane W = 0 0: Enable (Default) 1: Disable``` <br> Note: Consider a special, a primitive whose vertices’ Z are all positive, but Ws are positive and negative. Original design just clip by the plane, $Z=0$, can not handle this case. The clip by the plane, $\mathrm{W}=0$, is added into our design. This register is used to disable this newly added function. |
| 21 | WO | 0 | Enable Clipping Engine ECO on CL2_V0OCLAT (Clipping Engine's Vertex0 Output and Color Window Compare Result) <br> 0: Enable (Default) <br> 1: Disable |
| 20 | WO | 0 | Enable Clipping Engine ECO on T0_X10 (Temp Xb-Xa Result) / T0_Y10 (Temp Yb-Ya Result) <br> Enable (Default) <br> Disable |
| 19 | WO | 0 | Enable 3D ECO on E3IDLE (3D Engine Idle) <br> 0: Enable (Default) <br> 1: Disable |
| 18:16 | WO | xxh | Reserved |
| 15 | WO | xxh | Last Pixel Control for Drawing Line 0: Discard the last pixel of each line <br> 1: Draw the last pixel of each line |
| 14:12 | WO | xxh | Shading Setting <br> 000: Solid shading <br> 001: Flat shading via Vertex a <br> 010: Flat shading via Vertex b <br> 011: Flat shading via Vertex c <br> 100: Gouraud shading |
| 11:9 | WO | xxh | Edge Flag <br> Assume the vertex transmission sequence of a triangle is $a, b$, then $c$. 000: Render NO Edge for triangle wire-frame or antialiasing <br> 1xx: Render Edge ( $\mathrm{a}, \mathrm{b}$ ) for triangle wire-frame or antialiasing x 1 x : Render Edge (b, c) for triangle wire-frame or antialiasing <br> xx1: Render Edge (c, a) for triangle wire-frame or antialiasing |
| 8 | WO | xxh | Back Face Mode for "Culling" <br> 0 : If the vertex input is in the order of clockwise, it would be "culled" <br> 1: If the vertex input is in the order of counterclockwise, it would be "culled" |
| 7 | WO | xxh | Back Face Mode for VS’s Output "oBFD\#" <br> 0 : If the vertex input is in the order of clockwise, "oBFD\#" would be selected as the vertex color <br> 1: If the vertex input is in the order of counterclockwise, "oBFD\#" would be selected as the vertex color |
| 6:5 | WO | xxh | Primitive Type for Clockwise Triangle <br> 00: Triangle Rendering for Hen2FRender enabled and clockwise primitive <br> 01: Reserved <br> 10: Triangle Wire-frame Rendering for Hen2FRender enabled and clockwise primitive <br> 11: Triangle Point Rendering for Hen2FRender enabled and clockwise primitive |
| 4 | WO | xxh | Render Mode (PMType) Is Different for Front-Face and Back-Face Primitive <Hen2FRender> The related PMType is "Triangle", "Triangle Wire-Frame" and "Triangle Point". <br> 0 : The PMTypes for both front-face and back-face are the same, or only one kind of face is rendered. <br> 1: The PMType is different for front-face and back-face primitive. |
| 3:0 | WO | xxh | Primitive Type <br> 0000: Point Rendering <br> 0001: Line Rendering <br> 0010: Triangle Rendering for "Hen2Frender" is false, or Hen2Frender enabled and counter-clockwise primitive <br> 0011: Reserved <br> 0100: Rectangle <br> 0101: Reserved <br> 0110: Triangle Wire-frame Rendering for "Hen2Frender" is false, or Hen2Frender enabled and counter-clockwise primitive <br> 0111: Triangle Point Rendering for "Hen2Frender" is false, or Hen2Frender enabled and counter-clock-wise primitive <br> 1xxx: Reserved |

HParaType $=04 \mathrm{~h}$, Sub-Address $=24$
Vertex Buffer \& Primitive Setting 5

| Bits <br> [23:0] | Attribute | Default |  | Description |
| :---: | :---: | :---: | :--- | :--- |
| $23: 0$ | WO | xxh | Vertexes Number <br> n: There are $n$ vertexes in current primitive list. |  |

## HParaType $=\mathbf{0 4 h}$, Sub-Address $=\mathbf{2 5 h}$

Vertex Buffer \& Primitive Setting 6



HParaType $=\mathbf{0 4 h}$, Sub-Address $=\mathbf{2 6 h}$
Vertex Buffer \& Primitive Setting 7

| $\begin{gathered} \text { Bits } \\ {[23: 0]} \end{gathered}$ | Attribute | Default | Descripti |
| :---: | :---: | :---: | :---: |
| 23:16 | WO | xxh | Flexible Vertex Format Mask <br> Bit [23]: Texture I's S Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate S <br> 1: Primitive Vertex Parameter has Texture Coordinate S <br> Bit [22]: Texture I's T Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate T <br> 1: Primitive Vertex Parameter has Texture Coordinate T <br> Bit [21]: Texture I's R Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate R <br> 1: Primitive Vertex Parameter has Texture Coordinate R <br> Bit [20]: Texture I's Q Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate Q <br> 1: Primitive Vertex Parameter has Texture Coordinate Q <br> Bit [19]: Texture J's S Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate S <br> 1: Primitive Vertex Parameter has Texture Coordinate S <br> Bit [18]: Texture J's T Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate T <br> 1: Primitive Vertex Parameter has Texture Coordinate T <br> Bit [17]: Texture J's R Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate R <br> 1: Primitive Vertex Parameter has Texture Coordinate R <br> Bit [16]: Texture J's Q Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate Q <br> 1: Primitive Vertex Parameter has Texture Coordinate Q |
| 15:0 | WO | xxh | Flexible Vertex Format Mask <br> Bit [15]: TextureE's S Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate S <br> 1: Primitive Vertex Parameter has Texture Coordinate S <br> Bit [14]: Texture E's T Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate T <br> 1: Primitive Vertex Parameter has Texture Coordinate T <br> Bit [13]: Texture E's R Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate R <br> 1: Primitive Vertex Parameter has Texture Coordinate R <br> Bit [12]: Texture E's Q Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate Q <br> 1: Primitive Vertex Parameter has Texture Coordinate Q <br> Bit [11]: Texture F's S Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate S <br> 1: Primitive Vertex Parameter has Texture Coordinate S <br> Bit [10]: Texture F's T Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate T <br> 1: Primitive Vertex Parameter has Texture Coordinate T <br> Bit [9]: Texture F's R Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate R <br> 1: Primitive Vertex Parameter has Texture Coordinate R <br> Bit [8]: Texture F's Q Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate Q |


|  |  |  | 1: Primitive Vertex Parameter has Texture Coordinate Q <br> Bit [7]: Texture G's S Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate S <br> 1: Primitive Vertex Parameter has Texture Coordinate S <br> Bit [6]: Texture G's T Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate T <br> 1: Primitive Vertex Parameter has Texture Coordinate T <br> Bit [5]: Texture G's R Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate R <br> 1: Primitive Vertex Parameter has Texture Coordinate R <br> Bit [4]: Texture G's Q Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate Q <br> 1: Primitive Vertex Parameter has Texture Coordinate Q <br> Bit [3]: Texture H's S Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate S <br> 1: Primitive Vertex Parameter has Texture Coordinate S <br> Bit [2]: Texture H's T Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate T <br> 1: Primitive Vertex Parameter has Texture Coordinate T <br> Bit [1]: Texture H's R Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate R <br> 1: Primitive Vertex Parameter has Texture Coordinate R <br> Bit [0]: Texture H's Q Parameter Mask <br> 0: Primitive Vertex Parameter does not have Texture Coordinate Q <br> 1: Primitive Vertex Parameter has Texture Coordinate Q |
| :---: | :---: | :---: | :---: |

HParaType $=04 \mathrm{~h}$, Sub-Address $=\mathbf{2 7 h}$
Vertex Buffer \& Primitive Setting 8

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :---: |
| $23: 0$ | WO | xxh | Starting Primitive Count |

## HParaType $=\mathbf{0 4 h}$, Sub-Address $=\mathbf{2 8 h}$ <br> Vertex Buffer \& Primitive Setting 9

| $\begin{array}{\|c\|} \hline \text { Bits } \\ {[23: 0]} \\ \hline \end{array}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:0 | WO | xxh | Vertex Parameter Mask |
|  |  |  | Note that the "(**)" is controlled by HVPDV_XX's Setting |
|  |  |  | Bit [23]: X Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have X thus use default value 0.0 |
|  |  |  | 1: Primitive Vertex Parameter has X |
|  |  |  | Bit [22]: Y Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Y thus use default value 0.0 <br> 1. Primitive Vertex Parameter has Y |
|  |  |  | 1: Primitive Vertex Parameter has Y |
|  |  |  | Bit [21]: Z Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Z thus use default value (**) |
|  |  |  | 1: Primitive Vertex Parameter has Z |
|  |  |  | Bit [20]: W Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have W thus use default value (**) |
|  |  |  | 1: Primitive Vertex Parameter has W |
|  |  |  | Bit [19]: Reserved |
|  |  |  | Bit [18]: Cd (C0) Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Diffuse Color, ARGB thus use default value (**) |
|  |  |  | 1: Primitive Vertex Parameter has Diffuse Color, ARGB |
|  |  |  | Bit [17]: Cs (C1) Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Specula Color, SR SG SB, and SA thus use default value (**) |
|  |  |  | 1: Primitive Vertex Parameter has Specula Color, SR SG SB, and SA |
|  |  |  | Bit [16]: Fog-Factor Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Fog Factor thus use default value (**) |
|  |  |  | 1: Primitive Vertex Parameter has Fog Factor |
|  |  |  | Bit [15]: Texture 0's S Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Texture Coordinate S thus use default value (**) |
|  |  |  | 1: Primitive Vertex Parameter has Texture Coordinate S |
|  |  |  | Bit [14]: Texture 0's T Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Texture Coordinate T thus use default value (**) |
|  |  |  | 1: Primitive Vertex Parameter has Texture Coordinate T |
|  |  |  | Bit [13]: Texture 0's R Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Texture Coordinate R thus use default value (**) |
|  |  |  | 1: Primitive Vertex Parameter has Texture Coordinate R |
|  |  |  | Bit [12]: Texture 0's Q Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Texture Coordinate Q thus use default value (**) |
|  |  |  | 1: Primitive Vertex Parameter has Texture Coordinate Q |
|  |  |  | Bit [11]: Texture 1's S Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Texture Coordinate S thus use default value (**) |
|  |  |  | 1: Primitive Vertex Parameter has Texture Coordinate S |
|  |  |  | Bit [10]: Texture 1's T Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Texture Coordinate T thus use default value ( ${ }^{* *}$ ) |
|  |  |  | 1: Primitive Vertex Parameter has Texture Coordinate T |



HParaType $=04 \mathrm{~h}$, Sub-Address $=29 \mathrm{~h}$
Vertex Buffer \& Primitive Setting 10

| $\begin{gathered} \text { Bits } \\ {[23: 0]} \end{gathered}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:16 | WO | xxh | Reserved |
| 15:0 | WO | xxh | Vertex Parameter Mask |
|  |  |  | Note that the "(**)" is controlled by HVPDV_XX's Setting |
|  |  |  | Bit [15]: Texture 4's S Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Texture Coordinate $S$ thus use default value ( ${ }^{* *}$ ) |
|  |  |  | 1: Primitive Vertex Parameter has Texture Coordinate S |
|  |  |  | Bit [14]: Texture 4's T Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Texture Coordinate T thus use default value ( ${ }^{* *}$ ) |
|  |  |  | 1: Primitive Vertex Parameter has Texture Coordinate T |
|  |  |  | Bit [13]: Texture 4's R Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Texture Coordinate R thus use default value (**) |
|  |  |  | 1: Primitive Vertex Parameter has Texture Coordinate R |
|  |  |  | Bit [12]: Texture 4's Q Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Texture Coordinate Q thus use default value (**) |
|  |  |  | 1: Primitive Vertex Parameter has Texture Coordinate Q |
|  |  |  | Bit [11]: Texture 5's S Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Texture Coordinate S thus use default value (**) |
|  |  |  | 1: Primitive Vertex Parameter has Texture Coordinate $S$ |
|  |  |  | Bit [10]: Texture 5's T Parameter Mask |
|  |  |  |  |
|  |  |  | 1: Primitive Vertex Parameter has Texture Coordinate T |
|  |  |  | Bit [9]: Texture 5's R Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Texture Coordinate R thus use default value (**) <br> 1: Primitive Vertex Parameter has Texture Coordinate R |
|  |  |  | 1: Primitive Vertex Parameter has Texture Coordinate R |
|  |  |  | Bit [8]: Texture 5's Q Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Texture Coordinate Q thus use default value ( ${ }^{* *}$ ) <br> 1. Primitive Vertex Parameter has Texture Coordinate Q |
|  |  |  | 1: Primitive Vertex Parameter has Texture Coordinate Q |
|  |  |  | Bit [7]: Texture 6's S Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Texture Coordinate S thus use default value (**) |
|  |  |  | 1: Primitive Vertex Parameter has Texture Coordinate S |
|  |  |  | Bit [6]: Texture 6's T Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Texture Coordinate T thus use default value (**) <br> 1: Primitive Vertex Parameter has Texture Coordinate T |
|  |  |  | 1: Primitive Vertex Parameter has Texture Coordinate T |
|  |  |  | Bit [5]:Texture 6's R Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Texture Coordinate R thus use default value (**) |
|  |  |  | 1: Primitive Vertex Parameter has Texture Coordinate R |
|  |  |  | Bit [4]: Texture 6's Q Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Texture Coordinate Q thus use default value (**) |
|  |  |  | 1: Primitive Vertex Parameter has Texture Coordinate Q |
|  |  |  | Bit [3]: Texture 7's S Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Texture Coordinate $S$ thus use default value (**) |
|  |  |  | 1: Primitive Vertex Parameter has Texture Coordinate S |
|  |  |  | Bit [2]: Texture 7's T Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Texture Coordinate T thus use default value ( ${ }^{* *}$ ) |
|  |  |  | 1: Primitive Vertex Parameter has Texture Coordinate T |
|  |  |  | Bit [1]: Texture 7's R Parameter Mask |
|  |  |  | 0 : Primitive Vertex Parameter does not have Texture Coordinate R thus use default value (**) <br> 1: Primitive Vertex Parameter has Texture Coordinate R |
|  |  |  | Bit [0]: Texture 7's Q Parameter Mask |
|  |  |  | 0: Primitive Vertex Parameter does not have Texture Coordinate Q thus use default value (**) |

VX900 Series Chrome9 HD Open Graphics Programming Manual

1: Primitive Vertex Parameter has Texture Coordinate Q
$\underline{\text { HParaType }=04 h, \text { Sub-Address }=2 \mathrm{Ah}}$
Vertex Buffer \& Primitive Setting 11

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 0$ | WO | xxh | Point's Default Width as Floating s[8].15 <br> When point size comes from FVF, this setting is as the maximum value of point size. Point Sprite is not only useful for 3D <br> AP, but also for 2D and vedio AP. This can be considered as just filled a rectangle and make use of all those 3D features at the <br> same time. <br> The maximum value is 2048.0. The minimum value is 1.0. |
|  |  |  | If (HFVFMask of "point size" is "0", and primitive type is point) <br> Point_width = HVPointW <br> Else <br> Point_width = max(HVPointH, min(HVPointW, value from Primitive Vertex data's "point_size") |

$\underline{\text { HParaType }=04 h, \text { Sub-Address }=2 B h}$
Vertex Buffer \& Primitive Setting 12

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 0$ | WO | xxh | Point's Default Hight as Floating s[8].15 <br> When point size comes from FVF, this setting is as the minimum value of point size. <br> The maximum value is 2048.0. The minimum value is 1.0. |

$\underline{\text { HParaType }=04 h, \text { Sub-Address }=2 \mathrm{Ch}}$
Vertex Buffer \& Primitive Setting 13

| Bits <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| $23: 0$ | WO | xxh | Lower 24 Bits for Maximum Value of Vertex Buffer's Index |

HParaType $=04 h$, Sub-Address $=2 \mathrm{Dh}$
Vertex Buffer \& Primitive Setting 14

| Bits <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| $23: 0$ | WO | xxh | Lower 24 Bits for Minimum Value of Vertex Buffer's Index |

HParaType $=04 h$, Sub-Address $=2 E h$
Vertex Buffer \& Primitive Setting 15

| Bits <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | xxh | Reserved |
| $15: 8$ | WO | xxh | Higher 8 Bits for Maximum Value of Vertex Buffer's Index |
| $7: 0$ | WO | xxh | Higher 8 Bits for Minimum Value of Vertex Buffer's Index <br> If (index of vertex > HVBIndexMax \| index of vertex $<$ HVBIndexMin) <br> Ignore this and the followed indices |

HParaType $=04 \mathrm{~h}$, Sub-Address $=2 F h$
Vertex Buffer \& Primitive Setting 16

| $\begin{array}{\|c\|} \hline \text { Bits } \\ {[23: 0]} \end{array}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23 | WO | xxh | Default Value for Vertex Parameter Z <br> 0 : Default value is 0.0 <br> 1: Default value is 1.0 |
| 22 | WO | xxh | Default Value for Vertex Parameter W <br> 0 : Default value is 0.0 <br> 1: Default value is 1.0 |
| 21 | WO | xxh | Default Value for Vertex Parameter Fog <br> 0 : Default value is 0.0 <br> 1: Default value is 1.0 |
| 20 | WO | xxh | Default Value for Vertex Parameter Color 0 <br> 0 : Default value is 0.0 <br> 1: Default value is 1.0 |
| 19 | WO | xxh | Default Value for Vertex Parameter Alpha 0 <br> 0 : Default value is 0.0 <br> 1: Default value is 1.0 |
| 18 | WO | xxh | Default Value for Vertex Parameter Color 1 <br> 0 : Default value is 0.0 <br> 1: Default value is 1.0 |
| 17 | WO | xxh | Default Value for Vertex Parameter Alpha 1 <br> 0 : Default value is 0.0 <br> 1: Default value is 1.0 |
| 16 | WO | xxh | Default Value for Vertex Parameter Texture Coordinate S <br> 0 : Default value is 0.0 <br> 1: Default value is 1.0 |
| 15 | WO | xxh | Default Value for Vertex Parameter Texture Coordinate T <br> 0 : Default value is 0.0 <br> 1: Default value is 1.0 |
| 14 | WO | xxh | Default Value for Vertex Parameter Texture Coordinate R <br> 0 : Default value is 0.0 <br> 1: Default value is 1.0 |
| 13 | WO | xxh | Default Value for Vertex Parameter Texture Coordinate Q <br> 0 : Default value is 0.0 <br> 1 : Default value is 1.0 |
| 12:10 | WO | xxh | Reserved |
| 9 | WO | xxh | Point Sprite Enable for Texture $\mathbf{J}$ <br> 0: Disable <br> 1: Enable |
| 8 | WO | xxh | Point Sprite Enable for Texture I <br> 0: Disable <br> 1: Enable |
| 7 | WO | xxh | Point Sprite Enable for Texture H <br> 0: Disable <br> 1: Enable |
| 6 | WO | xxh | Point Sprite Enable for Texture G <br> 0: Disable <br> 1: Enable |
| 5 | WO | xxh | Point Sprite Enable for Texture F <br> 0: Disable <br> 1: Enable |
| 4 | WO | xxh | Point Sprite Enable for Texture E <br> 0: Disable <br> 1: Enable |
| 3 | WO | xxh | Point Sprite Enable for Texture D <br> 0: Disable <br> 1: Enable |
| 2 | WO | xxh | Point Sprite Enable for Texture C <br> 0: Disable <br> 1: Enable |
| 1 | WO | xxh | Point Sprite Enable for Texture B <br> 0: Disable <br> 1: Enable |
| 0 | WO | xxh | Point Sprite Enable for Texture A <br> 0: Disable <br> 1: Enable |

Technologies, Inc. we connect


## HParaType $=\mathbf{0 4 h}$, Sub-Address $=$ 40-52h: Clipping Window to Screen Window Transformation Setting

All the transforming coefficients are 32-bit floating-point.
Notes to Driver:

1. Driver has to set the C-to-S transform scaling factor to both "HC2SxScale"(where $x$ is $\mathrm{X}, \mathrm{Y}$ \& Z ) and HVSCnstReg's c256. HVSCnstReg's c256 is used in VS and "HC2SxScale" is used in Clipping Engine.
2. Driver has to set the C-to-S transform offset factor to both "HC2SxOffset"(where $x$ is X, Y \& Z) and HVSCnstReg's c257. HVSCnstReg's c257 is used in

VS and "HC2SxOffset" is used in Clipping Engine.
HParaType $=04 \mathrm{~h}$, Sub-Address $=40 \mathrm{~h}$
Clipping Window to Screen Window Transformation Setting 1

| Bits <br> [23:0] | Attribute | Default | Description |  |
| :---: | :---: | :---: | :---: | :---: |
| 23:0 | WO | xxh | Lower 3 Bytes of Scaling for X Transform |  |

HParaType $=04 \mathrm{~h}$, Sub-Address $=41 \mathrm{~h}$
Clipping Window to Screen Window Transformation Setting 2

| Bits <br> [23:0] | Attribute | Default |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| $23: 0$ | WO | xxh | Lower 3 Bytes of Offset for X Transform |  |

HParaType $=04 \mathrm{~h}$, Sub-Address $=42 \mathrm{~h}$
Clipping Window to Screen Window Transformation Setting 3

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | xxh | Reserved |
| $15: 8$ | WO | xxh | Higher Byte of Offset for X Transform |
| $7: 0$ | WO | xxh | Higher Byte of Scaling for X Transform |

HParaType $=\mathbf{0 4 h}$, Sub-Address $=43 \mathrm{~h}$
Clipping Window to Screen Window Transformation Setting 4

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :---: |
| $23: 0$ | WO | xxh | Lower 3 Bytes of Scaling for Y Transform |

$\underline{\text { HParaType }=04 h, \text { Sub-Address }=44 \mathrm{~h}: ~}$
Clipping Window to Screen Window Transformation Setting 5

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 0$ | WO | xxh | Lower 3 Bytes of Offset for Y Transform |

$\underline{\text { HParaType }}=\mathbf{0 4 h}$, Sub-Address $=45 \mathrm{~h}$
Clipping Window to Screen Window Transformation Setting 6

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | xxh | Reserved |
| $15: 8$ | WO | xxh | Higher Byte of Offset for Y Transform |
| $7: 0$ | WO | xxh | Higher Byte of Scaling for Y Transform |

$\underline{\text { HParaType }}=\mathbf{0 4 h}$, Sub-Address $=46 \mathrm{~h}$
Clipping Window to Screen Window Transformation Setting 7

| Bits <br> $[23: 0]$ | Attribute | Default | Description |  |
| :---: | :---: | :---: | :---: | :---: |
| $23: 0$ | WO | xxh | Lower 3 Bytes of Scaling for Z Transform |  |

$\underline{\text { HParaType }=04 h, \text { Sub-Address }=47 \mathrm{~h}}$
Clipping Window to Screen Window Transformation Setting 8

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :---: |
| $23: 0$ | WO | xxh | Lower 3 Bytes of Offset for Z Transform |

HParaType $=04 \mathrm{~h}$, Sub-Address $=48 \mathrm{~h}$

## Clipping Window to Screen Window Transformation Setting 9

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | xxh | A Threshold Value For More Accurate Area Calculating <HC2SXYEmax4Area $>$ <br> A threshold value of screen coordinate's Exponential part for more accurate area calculation. <br> If any screen coordinate’s expomomtial is over "HC2SXYEmax4Area", the area calculating equation would be XbYc - <br> XbYa - XaYc - XcYb + XcYa + XaYb. And add each term in the order from absolute largest to the absolute smallest. |
| $15: 8$ | WO | xxh | Higher Byte of Offset for Z Transform |
| $7: 0$ | WO | xxh | Higher Byte of Scaling for Z Transform |

$\underline{\text { HParaType }=04 h \text {, Sub-Address }=49-4 F h \text { : Reserved (for Clipping Window to Screen Window Transformation Setting) }}$

HParaType $=\mathbf{0 4 h}$, Sub-Address $=50 \mathrm{~h}$
Clipping Window to Screen Window Transformation Setting 10

| Bits <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| $23: 0$ | WO | xxh | Lower 3 Bytes of Upper Clamping Value for Screen Coordinate |

HParaType $=04 \mathrm{~h}$, Sub-Address $=51 \mathrm{~h}$
Clipping Window to Screen Window Transformation Setting 11

| Bits <br> [23:0] | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| $23: 0$ | WO | xxh | Lower 3 Bytes of Down Clamping Value for Screen Coordinate |

HParaType $=04 \mathrm{~h}$, Sub-Address $=52 \mathrm{~h}$
Clipping Window to Screen Window Transformation Setting 12

| $\begin{array}{c}\text { Bits } \\ \text { [23:0] }\end{array}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | xxh | $\begin{array}{l}\text { Maximum Exponential Value Clipped Screen Coordinate <HC2SXYEmax4CL> } \\ \text { If the clipped new vertex’s screen coordinate is over } \pm 2 \wedge \text { HC2SXYEmax4CL, re-generate this clipped vertex to a smaller } \\ \text { screen coordinate. }\end{array}$ |
| $15: 8$ | WO | xxh | Higher Byte of Upper Clamping Value for Screen Coordinate |
| $7: 0$ | WO | xxh | $\begin{array}{l}\text { Higher Byte of Down Clamping Value for Screen Coordinate } \\ \text { If (Xs >= HC2SXYUClamp) } \\ \text { Xs = HC2SXYUClamp } \\ \text { Else if (Xs <= HC2SXYDClamp) } \\ \text { Xs = *HC2SXYDClamp }\end{array}$ |
| If (Ys >= HC2SXYUClamp) |  |  |  |
| Ys = HC2SXYUClamp |  |  |  |
| Else if (Ys <= HC2SXYDClamp) |  |  |  |
| Ys = HC2SXYDClamp |  |  |  |$]$

$\underline{\text { HParaType }=04 h, \text { Sub-Address }=53-62 h: \text { Reserved }}$

## HParaType $=04 \mathrm{~h}$, Sub-Address AAh

Software Inspection

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 16$ | WO | xxh | Reserved |
| $15: 0$ | WO | xxh | Flag Number for SW Inspection |

## HParaType 08h: CDC and PPC Settings

Sub-Address (Bits [31:24]): 00-03h
$\underline{\text { HParaType }=\mathbf{0 8 h}, \text { Sub-Address }=\mathbf{0 0 h}}$
CDC Setting

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 1$ | WO | xxh | Reserved |
| 0 | WO | xxh | HW CDC Solution Enable Backdoor <br> 0: Disable (default) <br> $1:$ Enable |

$\underline{\text { HParaType }=08 \mathrm{~h}, \text { Sub-Address }=01 \mathrm{~h}}$
PPC (Performance Profile Counter) Setting 1

| $\begin{gathered} \text { Bits } \\ {[23: 0]} \end{gathered}$ | Attribute | Default | Description |
| :---: | :---: | :---: | :---: |
| 23:5 | WO | xxh | Reserved |
| 4:0 | WO | xxh | PPC Type that Driver Wants to Write Back to Memory <br> 00h: <HRPPC_vertice> Total number of recived vertices. VP counts it. <br> 01h: <HRPPC_VChit> Hit number of vertice cache. VP counts it. <br> 02h: <HRPPC_VSInst> Total number of executed VS instructions. VS counts it. <br> 03h: <HRPPC_PM> Total number of primitives including the dropped primitives. VC counts it. <br> 04h: <HRPPC_PM_valid> Total number of available primitives. VC counts it. <br> 05h: <HRPPC_Pixel> Total number of pixels including the dropped pixel. RZ counts it. <br> 06h: <HRPPC_Pixel_valid> Total number of available pixels. BE counts it (Zvalid \| Cvalid | STvalid). <br> 07h: <HRPPC_PSTAU> Total number of executed PS TAU instructions. PS counts it. <br> 08h: <HRPPC_PSALU> Total number of executed PS ALU instructions. PS counts it. <br> 09h: <HRPPC_RVB> Total number of reading Vertex Buffer in unit of 2QW. GEMI counts it. <br> 0Ah: <HRPPC_RCZ> Total number of reading Coarse Z buffer in unit of 2QW. GEMI counts it. <br> 0Bh: <HRPPC_WCZ> Total number of writing Coarse Z buffer in unit of 2QW. GEMI counts it. <br> $0 \mathrm{Ch}:<$ HRPPC_RZ $>$ Total number of reading Z buffer in unit of 2QW. GEMI counts it. <br> 0Dh: <HRPPC_WZ> Total number of writing Z buffer in unit of 2QW. GEMI counts it. <br> 0Eh: <HRPPC_RC> Total number of reading Color buffer in unit of 2QW. GEMI counts it. <br> 0Fh: <HRPPC_WC> Total number of writing Color buffer in unit of 2QW .GEMI counts it. <br> 10h: <HRPPC_RTX_SL> Total number of reading texture from SL in unit of 2QW. GEMI counts it. <br> 11h: <HRPPC_RTX_SF> Total number of reading texture from SF in unit of 2QW. GEMI counts it. <br> 12h: <HRPPC_R_SL> Total number of reading from SL in unit of 2QW. GEMI counts it. <br> 13h: <HRPPC_W_SL> Total number of writing to SL in unit of 2QW. GEMI counts it. <br> 14h: <HRPPC_R_SF> Total number of reading from SF in unit of 2QW. GEMI counts it. <br> 15h: <HRPPC_W_SF> Total number of writing to SF in unit of 2QW. GEMI counts it. <br> 1_0110: <HRPPC_WK_CNT> Working counter enabled by HenWK_CNT. VP counts it. <br> 1_0111: <HZOcclusionCNT> Occlusion Count of both Z test and Stencil test result. |

HParaType $=08 \mathrm{~h}$, Sub-Address $=02 \mathrm{~h}$
PPC (Performance Profile Counter) Setting 2

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :---: |
| $23: 0$ | WO | xxh | Low 24-Bit Memory Address of HRPPCTYPE <br> In unit of 4 bytes. |

HParaType $=08 \mathrm{~h}$, Sub-Address $=03 \mathrm{~h}$
PPC (Performance Profile Counter) Setting 3

| Bits <br> [23:0] | Attribute | Default |  |
| :---: | :---: | :---: | :--- |
| $23: 22$ | WO | xxh | Location Setting of Write Back PPC <br> 00: System Local Frame Buffer (S.L.) <br> 01: System Dynamic Frame Buffer (S.F.) <br> 10: Reserved (System Memory) <br> 11: Reserved (Local Memory Local Frame Buffer (L.L.) |
| $21: 9$ | WO | xxh | Reserved |
| 8 | WO | xxh | PPC Write Back to Memory Fire Signal <br> 0: Not fire (default) <br> 1: Fire |
| $7: 0$ | WO | xxh | High 8-Bit Memory Address of HRPPCTYPE <br> In unity of 4 bytes. |

## HParaType 10h: Commands for Command Regulator

Refer to CR Chapter's "HParaType 10h: Commands for Command Regulator" for more details

## HParaType 11h: Commands for Frame Buffer Swapping and CR's Miscellaneous Setting

Refer to CR Chapter's "HParaType 11h: Commands for Frame Buffer Swapping and CR's Miscellaneous Setting" for more detail


[^0]:    HParaType $=\mathbf{0 1 h}$, Sub-Address $=\mathbf{6 C}-6$ Fh: Reserved (for Destination Setting - Render Target 3)

[^1]:    $\underline{\text { HParaType }=03 h(H P a r a S u b T y p e=31 h-33 h): ~ R e s e r v e d ~}$

[^2]:    HParaType $=\mathbf{0 4 h}$, Sub-Address $=13 \mathrm{~h}-1 \mathrm{~F}:$ Reserved

