

Intel® Open Source HD Graphics and Intel Iris™ Graphics

Programmer's Reference Manual

For the 2014-2015 Intel Core™ Processors, Celeron™ Processors and Pentium™ Processors based on the "Broadwell" Platform

Volume 2d: Command Reference: Structures

May 2015, Revision 1.0



Creative Commons License

You are free to Share - to copy, distribute, display, and perform the work under the following conditions:

- **Attribution.** You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).
- No Derivative Works. You may not alter, transform, or build upon this work.

Notices and Disclaimers

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

* Other names and brands may be claimed as the property of others.

Copyright © 2015, Intel Corporation. All rights reserved.



Table of Contents

3DSTATE_CONSTANT(Body)	1
A32 Buffer Base Address Message Header Control	3
A64 Data Size Message Descriptor Control Field	4
A64 Dual Oword Block Message Header	5
A64 Hword Block Message Header	6
A64 Hword Data Blocks Message Descriptor Control Field	7
A64 Oword Block Message Header	7
A64 Oword Data Blocks Message Descriptor Control Field	8
A64 Oword Dual Data Blocks Message Descriptor Control Field	8
AddrSubRegNum	9
Any Binding Table Index Message Descriptor Control Field	9
Atomic Integer Binary Operation Message Descriptor Control Field	10
Atomic Integer Trinary Operation Message Descriptor Control Field	11
Atomic Integer Unary Operation Message Descriptor Control Field	12
Audio Power State Format	12
AVC CABAC	13
AVC CAVLC	14
BCS Hardware-Detected Error Bit Definitions	15
BINDING_TABLE_EDIT_ENTRY	16
BINDING_TABLE_STATE	16
Bit Definition for Interrupt Control Registers - Blitter	17
Bit Definition for Interrupt Control Registers - Media#1	19
Bit Definition for Interrupt Control Registers - Media#2	21
Bit Definition for Interrupt Control Registers - Render	23
Bit Definition for Interrupt Control Registers - Video Enhancement	25
BLEND_STATE	27
BLEND_STATE_ENTRY	29
Block Dimensions Message Header Control	33
Block Message Header	34
BR00 - BLT Opcode and Control	35
BR01 - Setup BLT Raster OP, Control, and Destination Offset	38
BR05 - Setup Expansion Background Color	40



BR06 - Setup Expansion Foreground Color	41
BR07 - Setup Blit Color Pattern Address Lower Order Address bits	41
BR09 - Destination Address Lower Order Address Bits	42
BR11 - BLT Source Pitch (Offset)	43
BR12 - Source Address Lower order Address bits	44
BR13 - BLT Raster OP, Control, and Destination Pitch	45
BR14 - Destination Width and Height	47
BR15 - Color Pattern Address Lower order Address bits	48
BR16 - Pattern Expansion Background and Solid Pattern Color	48
BR17 - Pattern Expansion Foreground Color	49
BR18 - Source Expansion Background and Destination Color	49
BR19 - Source Expansion Foreground Color	50
BR27 - Destination Address Higher Order Address	50
BR28 - Source Address Higher order Address	51
BR29 - Color Pattern Address Higher order Address	51
BR30 - Setup Blit Color Pattern Address Higher Order Address	52
Byte Masked Media Block Message Header	53
Byte Masked Media Block Message Header Control	54
CC_VIEWPORT	56
Channel Mask Message Descriptor Control Field	57
Channel Mode Message Descriptor Control Field	58
Clock Gating Disable Format	58
Clock Gating Disable Format	59
COLOR_CALC_STATE	60
COLOR_PROCESSING_STATE - ACE State	62
COLOR_PROCESSING_STATE - CSC State	67
COLOR_PROCESSING_STATE - PROCAMP State	70
COLOR_PROCESSING_STATE - STD/STE State	71
COLOR_PROCESSING_STATE - TCC State	81
Color Calculator State Pointer Message Header Control	85
Color Code Message Header Control	85
Context Descriptor Format	86
Context Status	89



CSC COEFFICIENT FORMAT	90
Data Port 0 Message Types	91
Data Port 1 Message Types	92
Data Size Message Descriptor Control Field	93
Display Engine Render Response Message Definition	94
DstRegNum	96
DstSubRegNum	97
Dword Data Payload Register	98
Dword SIMD4x2 Atomic CMPWR Message Data Payload	99
Dword SIMD4x2 Atomic Operation Message Data Payload	100
Dword SIMD4x2 Data Payload	101
Dword SIMD8 Atomic Operation CMPWR Message Data Payload	102
Dword SIMD8 Data Payload	102
Dword SIMD16 Atomic Operation CMPWR Message Data Payload	103
Dword SIMD16 Data Payload	104
DX9_CONSTANTB_ENTRY	104
DX9_CONSTANTF_ENTRY	105
DX9_CONSTANTI_ENTRY	106
Encoder Statistics Format	107
EU_INSTRUCTION_BASIC_ONE_SRC	110
EU_INSTRUCTION_BASIC_THREE_SRC	111
EU_INSTRUCTION_BASIC_TWO_SRC	113
EU_INSTRUCTION_BRANCH_CONDITIONAL	114
EU_INSTRUCTION_BRANCH_ONE_SRC	115
EU_INSTRUCTION_BRANCH_TWO_SRC	116
EU_INSTRUCTION_COMPACT_THREE_SRC	117
EU_INSTRUCTION_COMPACT_TWO_SRC	120
EU_INSTRUCTION_CONTROLS_B	126
EU_INSTRUCTION_CONTROLS	128
EU_INSTRUCTION_HEADER	128
EU_INSTRUCTION_ILLEGAL	129
EU_INSTRUCTION_MATH	129
EU_INSTRUCTION_NOP	130



EU_INSTRUCTION_OPERAND_DST_ALIGN1	131
EU_INSTRUCTION_OPERAND_DST_ALIGN16	132
EU_INSTRUCTION_OPERAND_SEND_MSG	133
EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1	134
EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16	135
EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC	136
EU_INSTRUCTION_SEND	137
EU_INSTRUCTION_SOURCES_IMM32	138
EU_INSTRUCTION_SOURCES_REG	139
EU_INSTRUCTION_SOURCES_REG_IMM	140
EU_INSTRUCTION_SOURCES_REG_REG	141
ExtMsgDescpt	143
ExtMsgDescptImmediate	145
FFTID Message Header Control	146
Filter_Coefficient	147
Filter_Coefficients	147
FrameDeltaQp	148
FrameDeltaQpRange	149
FunctionControl	150
GATHER_CONSTANT_ENTRY	151
GTC CPU Interrupt Bit Definition	152
GT Interrupt Bit Definition	153
Hardware-Detected Error Bit Definitions	155
Hardware Status Page Layout	156
Header Forbidden Message Descriptor Control Field	161
Header Present Message Descriptor Control Field	162
Header Required Message Descriptor Control Field	162
HW Generated BINDING_TABLE_STATE	163
Hword 1 Block Data Payload	163
Hword 2 Block Data Payload	163
Hword 4 Block Data Payload	164
Hword 8 Block Data Payload	165
Hword Channel Mode Message Header Control	166



Hword Register Blocks Message Descriptor Control Field	166
Ignored Message Header	167
Inline Data Description for MFD_AVC_BSD_Object	168
Inline Data Description - VP8 PAK OBJECT	175
INTERFACE_DESCRIPTOR_DATA	179
INTERRUPT	184
Invalidate After Read Message Descriptor Control Field	186
JPEG	187
LOD Message Address Payload Control	188
Lower Oword Block Data Payload	189
MEDIA_SURFACE_STATE	190
MEMORY_OBJECT_CONTROL_STATE	197
MemoryAddressAttributes	198
Merged Media Block Message Header	199
Merged Media Block Message Header Control	200
Message Descriptor - Render Target Write	202
Message Descriptor - Sampling Engine	204
MFD_MPEG2_BSD_OBJECT Inline Data Description	206
MPEG2	208
MsgDescpt31	209
Normal Media Block Message Header	210
Normal Media Block Message Header Control	211
oMask Message Data Payload Register	213
OM Replicated SIMD16 Render Target Data Payload	215
OM S0A SIMD8 Render Target Data Payload	216
OM S0A SIMD16 Render Target Data Payload	217
OM SIMD8 Dual Source Render Target Data Payload	219
OM SIMD8 Render Target Data Payload	220
OM SIMD16 Render Target Data Payload	221
Oword 1 Dual Block Data Payload	223
Oword 2 Block Data Payload	224
Oword 4 Block Data Payload	225
Oword 4 Dual Block Data Payload	226



Oword 8 Block Data Payload	227
Oword A64 SIMD4x2 Atomic CMPWR16B Message Data Payload	228
Oword A64 SIMD4x2 Atomic Operation Return Data Message Data Payload	l229
Oword A64 SIMD8 Atomic Operation CMPWR16B Message Data Payload	230
Oword Data Blocks Message Descriptor Control Field	232
Oword Data Payload Register	233
Oword Dual Data Blocks Message Descriptor Control Field	234
PALETTE_ENTRY	235
Per Thread Scratch Space Message Header Control	236
Pixel Masked Media Block Message Header	237
Pixel Masked Media Block Message Header Control	238
Pixel Sample Mask Message Header Control	240
Pixel Sample Mask Render Target Message Header Control	241
Power Clock State Format	242
Power Management Interrupt Bit Definition	243
Qword A64 SIMD4x2 Atomic CMPWR Message Data Payload	244
Qword Data Payload Register	245
Qword SIMD4x2 Atomic CMPWR8B Message Data Payload	246
Qword SIMD4x2 Atomic Operation Message Data Payload	247
Qword SIMD8 Atomic Operation CMPWR8B Message Data Payload	248
Qword SIMD8 Atomic Operation CMPWR Message Data Payload	249
Qword SIMD8 Atomic Operation Return Data Message Data Payload	250
Qword SIMD8 Data Payload	251
Qword SIMD16 Atomic Operation CMPWR8B Message Data Payload	252
Qword SIMD16 Atomic Operation Return Data Message Data Payload	254
Qword SIMD16 Data Payload	255
Read-Only Data Port Message Types	256
Read Surface Info 32-Bit Address Payload	257
Read Surface Info Data Payload	258
RENDER_SURFACE_STATE	260
Render Data Port Message Types	285
Render Target Index Message Header Control	286
Render Target Message Header	287



Render Target Message Header Control	289
Replicated Pixel Render Target Data Payload Register	291
Replicated SIMD16 Render Target Data Payload	292
Reversed SIMD Mode 2 Message Descriptor Control Field	292
Rounding Precision Table_3_Bits	293
S0A SIMD8 Render Target Data Payload	294
S0A SIMD16 Render Target Data Payload	295
SAMPLER_BORDER_COLOR_STATE	297
SAMPLER_INDIRECT_STATE_BORDER_COLOR	299
SAMPLER_INDIRECT_STATE	302
SAMPLER_STATE_8x8_AVS_COEFFICIENTS	305
SAMPLER_STATE_8x8_AVS	308
SAMPLER_STATE_8x8_CONVOLVE	319
SAMPLER_STATE_8x8_ERODE_DILATE_MINMAXFILTER	323
SAMPLER_STATE	324
SCISSOR_RECT	336
Scratch Hword Block Message Header	337
SF_CLIP_VIEWPORT	338
SF_OUTPUT_ATTRIBUTE_DETAIL	340
SFC_8x8_AVS_COEFFICIENTS	342
SIMD4x2 Typed Surface 32-Bit Address Payload	345
SIMD4x2 Untyped BUFFER Surface 32-Bit Address Payload	346
SIMD4x2 Untyped BUFFER Surface 64-Bit Address Payload	347
SIMD4x2 Untyped STRBUF Surface 32-Bit Address Payload	348
SIMD4x2 32-Bit Address Payload	349
SIMD8 Dual Source Render Target Data Payload	350
SIMD8 LOD Message Address Payload Control	351
SIMD8 Render Target Data Payload	352
SIMD8 Typed Surface 32-Bit Address Payload	353
SIMD8 Untyped BUFFER Surface 32-Bit Address Payload	354
SIMD8 Untyped BUFFER Surface 64-Bit Address Payload	354
SIMD8 Untyped STRBUF Surface 32-Bit Address Payload	355
SIMD16 Render Target Data Payload	356



SIMD16 Untyped BUFFER Surface 32-Bit Address Payload	357
SIMD16 Untyped BUFFER Surface 64-Bit Address Payload	358
SIMD16 Untyped STRBUF Surface 32-Bit Address Payload	359
SIMD 32-Bit Address Payload Control	360
SIMD 64-Bit Address Payload Control	361
SIMD8 32-Bit Address Payload	361
SIMD8 64-Bit Address Payload	362
SIMD16 32-Bit Address Payload	363
SIMD16 64-Bit Address Payload	364
SIMD Mode 2 Message Descriptor Control Field	365
SIMD Mode 3 Message Descriptor Control Field	366
SLM Surface Pixel Mask Message Header	367
Slot Group 2 Message Descriptor Control Field	368
Slot Group 3 Message Descriptor Control Field	369
Slot Group Select Render Cache Message Descriptor Control Field	370
SO_DECL	371
SO_DECL_ENTRY	373
SplitBaseAddress4KByteAligned	374
SplitBaseAddress64ByteAligned	375
SrcRegNum	376
SrcSubRegNum	377
SRD Interrupt Bit Definition	378
Stateless Binding Table Index Message Descriptor Control Field	379
Stateless Block Message Header	380
Stateless Surface Message Header	381
Stateless Surface Pixel Mask Message Header	382
Subset Atomic Integer Trinary Operation Message Descriptor Control Field	383
Subset Reversed SIMD Mode 2 Message Descriptor Control Field	384
Subset SIMD Mode 2 Message Descriptor Control Field	385
Subset SIMD Mode 3 Message Descriptor Control Field	386
Subspan Render Target Message Header Control	387
Surface Binding Table Index Message Descriptor Control Field	388
Surface or Stateless Binding Table Index Message Descriptor Control Field	389



Surface Pixel Mask Message Header	390
SW Generated BINDING_TABLE_STATE	391
SZ OM SOA SIMD8 Render Target Data Payload	392
SZ OM S0A SIMD16 Render Target Data Payload	393
SZ OM SIMD8 Dual Source Render Target Data Payload	395
SZ OM SIMD8 Render Target Data Payload	397
SZ OM SIMD16 Render Target Data Payload	398
SZ SOA SIMD8 Render Target Data Payload	400
SZ S0A SIMD16 Render Target Data Payload	401
SZ SIMD8 Dual Source Render Target Data Payload	403
SZ SIMD8 Render Target Data Payload	405
SZ SIMD16 Render Target Data Payload	406
Thread Spawn Message Descriptor	408
TileW SIMD8 Data Control Dword	410
TileW SIMD8 Data Payload	411
Transpose Message Header	412
Untyped Write Channel Mask Message Descriptor Control Field	413
Upper Oword Block Data Payload	414
VC1	415
VCS Hardware-Detected Error Bit Definitions	416
VEBOX_CAPTURE_PIPE_STATE	417
VEBOX_Ch_Dir_Filter_Coefficient	419
VEBOX_DNDI_STATE	420
VEBOX_Filter_Coefficient	427
VEBOX_FORWARD_GAMMA_CORRECTION_STATE	428
VEBOX_GAMUT_STATE	432
VEBOX_RGB_TO_GAMMA_CORRECTION	447
VEBOX_STD_STE_STATE	448
VEBOX_VERTEX_TABLE	462
VECS Hardware-Detected Error Bit Definitions	464
VERTEX_BUFFER_STATE	465
VERTEX_ELEMENT_STATE	467
Vertical Line Stride Override Message Descriptor Control Field	470



VFE_STATE_EX	471
VP8 Encoder StreamOut Format	473
WD Interrupt Bit Definition	475



3DSTATE_CONSTANT(Body)

3DSTATE CONSTANT(Body) Project: ΑII Source: RenderCS Size (in bits): 320 Default Value: **DWord Bit Description** 0 31:16 **Constant Buffer 1 Read Length** Project: ΑII U16 read length Format: This field specifies the length of the constant data to be loaded from memory in 256-bit units. **Programming Notes** The sum of all four read length fields must be less than or equal to the size of 64 Setting the value of the register to zero will disable buffer 1. If disabled, the **Pointer to Constant Buffer 1** must be programmed to zero. if gather constant are enabled, this field must be non-zero if a there was a preceding corresponding 3DSTATE_GATHER_CONSTANT_*., otherwise this field must be zero. **Constant Buffer 0 Read Length** 15:0 ΑII Project: Format: U16 read length This field specifies the length of the constant data to be loaded from memory in 256-bit units. **Programming Notes** The sum of all four read length fields must be less than or equal to the size of 64 Setting the value of the register to zero will disable buffer 0. If disabled, the **Pointer to Constant Buffer 0** must be programmed to zero. 1 **Constant Buffer 3 Read Length** Project: ΑII U16 read length Format: This field specifies the length of the constant data to be loaded from memory in 256-bit units. **Programming Notes** The sum of all four read length fields must be less than or equal to the size of 64 Setting the value of the register to zero will disable buffer 3. If disabled, the **Pointer to Constant Buffer 3** must be programmed to zero.



3DSTATE_CONSTANT(Body)						
	15:0	:0 Constant Buffer 2 Read Length				
		Project:		All		
		Format:		U16 read length		
		This field specifie	s the length of	f the constant data to be	e loaded from memory in 256-bit units.	
				Programming No	tes	
		The sum of all four read length fields must be less than or equal to the size of 64			ss than or equal to the size of 64	
		Setting the	e value of the	register to zero will disa	ble buffer 2.	
		If disabled	, the Pointer t	to Constant Buffer 2 m	ust be programmed to zero.	
23	63:5	Pointer To Const	ant Buffer 0			
Project:		Project:	BDW			
BDW		Format:	GraphicsAdd	ress[63:5]ConstantBuffe	r	
		field is the virtual are ignored by the When CONSTANT this field is the off	Then CONSTANT_BUFFER Address Offset Disable in INSTPM register is set, the value of this seld is the virtual address of the location of the push constant buffer. GraphicsAddress [63:48] re ignored by the HW and assumed to be in correct canonical form [63:48] == [47]. Then CONSTANT_BUFFER Address Offset Disable in INSTPM register is cleared, the value of his field is the offset into the Dynamic State Base Address. Only [47:5] of the field are added to the base address to generate the virtual address to be fetched from memory.			
	4:0	Reserved	33 to generate	the virtual dadress to b	e reteried from memory.	
	.,,	Project:			BDW	
		Format:			MBZ	
45	63:5	Pointer To Const	ant Buffer 1			
Project:		Project:	BDW			
BDW		Format:	GraphicsAdd	ress[63:5]ConstantBuffe	r	
		This field points t	to the location	of Constant Buffer 1.		
		BASE ADDRESS. If gather constanthe push constanth	ner constants are enabled This field is an offset of constant Buffer1 from the Gather Pool ADDRESS. ner constants is disabled, the value of this field is the virtual address of the location of ush constant buffer. GraphicsAddress [63:48] are ignored by the HW and assumed to be rect canonical form [63:48] == [47].			
				Programming No	tes	
		Constant buffers must be allocated in linear (not tiled) graphics memory.				
	4:0	Reserved				
		Format:	i			
		THE PART OF THE PA				



3DSTATE_CONSTANT(Body)						
67	63:5	Pointer To Constant Buffer 2				
Project:		Project:	BDW			
BDW		Format:	GraphicsAddress[63:5]ConstantBuffe	r		
		The value of this field is the virtual address of the location of the push constant buffer 2. GraphicsAddress [63:48] are ignored by the HW and assumed to be in correct canonical form [63:48] == [47].				
			Programming No	tes		
		Constant buf	fers must be allocated in linear (not tiled)	graphics memory.		
	4:0	Reserved				
		Project:	BDW			
		Format:	MBZ			
89	63:5	Pointer To Co	onstant Buffer 3			
Project:		Project:	BDW			
BDW		Format:	GraphicsAddress[63:5]ConstantBuffe	r		
			this field is the virtual address of the locati Idress [63:48] are ignored by the HW and = [47].	•		
			Programming No	Programming Notes		
		Constant buf	fers must be allocated in linear (not tiled)	graphics memory.		
	4:0	Reserved				
		Project:		BDW		
		Format: MBZ				

A32 Buffer Base Address Message Header Control

MHC_A	\32 _	BBA - A32 B	uffer Base Address Message Header Control			
Project:		BDW				
Source:		PRM				
Size (in bits	5):	32				
Default Val	ue:	0x00000000				
DWord	Bit	Description				
0	31:0	Buffer Base Address Offset				
		Project:	All			
		Format:	GeneralStateOffset[31:0]			
		Specifies the base ac	Idress offset page [31:10] for A32 stateless messages.			



A64 Data Size Message Descriptor Control Field

MDC_A64_DS - A64 Data Size Message Descriptor Control Field

Project: BDW Source: PRM Size (in bits): 2

Default Value: 0x00000000

DWord Bit Description

0

1:0 Data Size

Project:	All
Format:	Enumeration

Specifies the number of data elements to be read or written

Value	Name	Description		
00h	DE1	1 data element (B, DW, QW)		
01h	DE2	2 data elements (B, DW, QW)		
02h	DE4	4 data elements (B, DW, QW)		
03h	DE8	8 data elements (B, DW, QW)		

Restriction

The number of elements is constrained by SIMD Mode and Data Width. The max data payload limit is 256B: 2 elements SIMD16 QW, 4 elements SIMD16 DW, or 4 elements SIMD8 QW.



A64 Dual Oword Block Message Header

	MH_	A64_OWDB - A64 Dual Oword	Block Message Header					
Project:		BDW						
Source:		DataPort 1						
Size (in b	oits):	256						
Default \	/alue:	0x00000000, 0x00000000, 0x00000000, 0x000 0x00000000, 0x00000000	00000, 0x00000000, 0x00000000,					
DWord	Bit	Descripti	ion					
0-1	63:0	BlockOffset0						
		Project:	All					
		Format:	U64					
		Specifies the U64 byte offset of Oword Block 0.						
		Programming	g Notes					
		If the BlockOffset is not in the 48-bit canonical add	ress range, the access is Out-of-Bounds.					
		Restriction						
		The byte offset must be aligned to the message's d have [2:0] = 0, and Hwords have [4:0] = 0.	ata type. Dwords have [1:0] = 0, Qwords					
2-3	63:0	BlockOffset1						
		Project:	All					
		Format:	U64					
		Specifies the U64 byte offset of Oword Block 1.						
		Programming	g Notes					
		If the BlockOffset is not in the 48-bit canonical address range, the access is Out-of-Bou						
		Restricti	iction					
		The byte offset must be aligned to the message's d have $[2:0] = 0$, and Hwords have $[4:0] = 0$.	ata type. Dwords have [1:0] = 0, Qwords					
4-7	127:0	Reserved						
		Project:	All					
		Format:	Ignore					
		Ignored						



A64 Hword Block Message Header

		MH_A64_HWB - <i>A</i>	A64 Hword Block Message Header				
Project:		BDW					
Source:		DataPort 1					
Size (in b	Size (in bits): 256						
Default \	/alue:	0x00000000, 0x00000 0x00000000, 0x00000	0000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit		Description				
0-1	63:0	BlockOffset					
		Format:	U64				
		Specifies the U64 byte offse	t of Oword block.				
		Programming Notes					
		If the BlockOffset is not in the 48-bit canonical address range, the access is Out-of-Bounds.					
		Restriction					
		The byte offset must be alig [2:0] = 0, and Hwords have	gned to the message's data type. Dwords have [1:0] = 0, Qwords have [4:0] = 0.				
2-4	95:0	Reserved					
		Format:	Ignore				
		Ignored					
5	31:0	Hword Channel Mode					
		Project:	BDW				
		Format:	MHC_A64_CMODE				
		Specifies the Hword Channe	el Mode				
6-7	63:0	Reserved					
		Format:	Ignore				
		Ignored					



A64 Hword Data Blocks Message Descriptor Control Field

MDC_A	64_D	B_HW - A6			Message Descriptor
			Contro	Field	
Project:		BDW			
Source:		PRM			
Size (in bits):		3			
Default Value:	(0x0000001			
DWord	Bit	Description			
0	2:0	Data Blocks			
		Project:		All	
		Format:		Enumeration	
		Specifies the nur	mber of Hwords to	be read or writter	n
		Value	Na	ame	Description
		01h	HW1 [Default]		1 Hword block
		02h	HW2		2 Hword blocks
		03h	HW4		4 Hword blocks
		04h	HW8		8 Hword blocks
		Others	Reserved		Ignored

A64 Oword Block Message Header

	N	IH_A64_OWB - A64 Oword Bloc	k Message Header				
Project:		BDW					
Source:		DataPort 1					
Size (in b	oits):	256					
Default \	/alue:	0x00000000, 0x00000000, 0x00000000, 0x0000 0x00000000, 0x00000000	00000, 0x00000000, 0x00000000,				
DWord	Bit	Description	on				
0-1	63:0	BlockOffset					
		Format:	U64				
		Specifies the U64 byte offset of Oword block.					
		Programming	Notes				
		If the BlockOffset is not in the 48-bit canonical address range, the access is Out-of-Bounds.					
		Restriction					
		The byte offset must be aligned to the message's data have [2:0] = 0, and Hwords have [4:0] = 0.	ata type. Dwords have [1:0] = 0, Qwords				
2-7	191:0	Reserved					
		Format:	Ignore				



A64 Oword Data Blocks Message Descriptor Control Field

MDC	_A	64_DI	B_OW	- A64 Owor	d Data Blocks Message Descriptor
				Cont	trol Field
Project:		В	DW		
Source:		Р	RM		
Size (in bi	ts):	3			
Default Va	alue:	0	x00000000)	
DWord	Bit				Description
0	2:0	Data Blocks			
		Project:			All
		Format	•		Enumeration
		Specifie	s the num	ber of Oword block	s to be read or written
		Value	Name		Description
		00h	OW1L	1 Oword, read into	or written from the low 128 bits of the destination register
		01h	OW1U	1 Oword, read into register	or written from the high 128 bits of the destination
		02h	OW2	2 Owords	
		03h	OW4	4 Owords	
		04h	OW8	8 Owords	
		Others	Reserved	Ignored	

A64 Oword Dual Data Blocks Message Descriptor Control Field

MDC	MDC_A64_DB_OWD - A64 Oword Dual Data Blocks Message					
	Descriptor Control Field					
Project:	Project: BDW					
Source:		PRM	RM			
Size (in bits):		3				
Default Value:	Default Value: 0x00000001					
DWord	Bit		Description			
0	2:0	Data Blocks				
		Format:		Enume	eration	
		Specifies the	number of Oword blo	cks to I	be read or written	
		Value	Name		Description	
		01h	OWD1 [Default]		1 Hword register, 2 Owords	
		03h	OWD4		4 Hword registers, 8 Owords	
		Others	Reserved		Ignored	



AddrSubRegNum

AddrSubRegNum

Project: BDW Source: EuIsa Size (in bits): 4

Default Value: 0x00000000

Address Subregister Number This field provides the subregister number for the address register. The address register contains 8 sub-registers. The size of each subregister is one word. The address register contains the register address of the operand, when the operand is in register-indirect addressing mode. This field applies to the destination operand and the source operands. It is ignored (or not present in the instruction word) for an immediate source operand. This field is present if the operand is in register-indirect addressing mode; it is not present if the operand is directly addressed. An address subregister used for indirect addressing is often called an index register.

DWord	Bit	Description			
0	3:0	Address Subre	gister Number		
		Value	Name		
		0-15	Address Subregister Number		

Any Binding Table Index Message Descriptor Control Field

			N	MDC_BTS_SLM_A32			
Source:		PRM					
Size (in b	oits):	8					
Default \	/alue	e: 0x00	000000				
DWord	Bit			Description			
0	7:0	Binding Tab	le Index				
		Format:		Enumeration			
		Specifies the	surface for the	e message, which can be Surface State Model, SLM or Stateless.			
		Value	Name	Description			
		00h-0EFh	BTS	Index of Binding Table State Surfaces			
		F0h-0FBh	Reserved	Reserved for future use			
		0FCh	Reserved	Reserved for future use			
		0FEh	SLM	Specifies an SLM access			
		0FFh	A32_A64	Specifies a A32 or A64 Stateless access that is locally coherent (coherent within a thread group)			
		0FDh	A32_A64_NC	Specifies a A32 or A64 Stateless access that is non-coherent (coherent within a thread).			
				Restriction			
		When using (64B)	A32_A64_NC, \$	SW must ensure that 2 threads do not both access the same cache line			



Atomic Integer Binary Operation Message Descriptor Control Field

MDC_AOP2 - Atomic Integer Binary Operation Message Descriptor Control Field

Project: BDW Source: PRM Size (in bits): 4

Default Value: 0x00000001

Word	Bit	Description					
0	3:0	Atomic Integer Operation Type					
		Project:		All			
		Format:		Enumer	ation		
		Specifies th	ne atomic integer binary	operatio	on to be performed		
		Value	Name		Description		
		01h	AOP_AND [Default]		new_dst = old_dst AND src0		
		02h	AOP_OR		new_dst = old_dst src0		
		03h	AOP_XOR AOP_MOV		new_dst = old_dst ^ src0		
		04h			new_dst = src0		
		07h	AOP_ADD		new_dst = old_dst + src0		
		08h	AOP_SUB		new_dst = old_dst - src0		
		09h	AOP_REVSUB		new_dst = src0 - old_dst		
		0Ah	AOP_IMAX		new_dst = imax(old_dst, src0)		
		0Bh	AOP_IMIN		new_dst = imin(old_dst, src0)		
		0Ch	AOP_UMAX		new_dst = umax(old_dst, src0)		
		0Dh	AOP_UMIN		new_dst = umin(old_dst, src0)		
		Others	Reserved		Ignored		
			1				
				Program	ming Notes		
		When Retu	ırn Data Control is set, c	old_dst is	returned.		



Atomic Integer Trinary Operation Message Descriptor Control Field

	MDC_AOP3 - Atomic Integer Trinary Operation Message					
			Descripto	or Control Field		
Project:		BDV	V			
Source:		PRN	1			
Size (in l	bits):	4				
Default '	Value:	0x0	000000E			
DWor						
d	Bit			Description		
0	3:0	Atomic Integer Operation Type				
		Project:		All		
		Format:		Enumeration		
		Specifies the atomic integer trinary operation to be performed				
		Value	Name	Description		
		00h	AOP_CMPWR_2W	new_dst =		
				(src0_2W == old_dst_2W) ? src1_2W : old_dst_2W		
0Eh AOP_CMPWR [Default		AOP_CMPWR [Default]	new_dst = (src0 == old_dst) ? src1 : old_dst			
		Others	Reserved	Ignored		
				Programming Notes		
		When R	Return Data Control is set,	old_dst is returned.		



Atomic Integer Unary Operation Message Descriptor Control Field

MDC_A	AOP1	- Atomi	_	ary Operation Me	essage Descriptor
Project:		BDW			
Source:		PRM			
Size (in bits	s):	4			
Default Va	lue:	0x00000005			
DWord	Bit			Description	
0	3:0	Atomic Integ	er Operation Type		
		Project:		All	
		Format:		Enumeration	
		Specifies the	omic integer unary operation to be performed		
		Value		Name	Description
		05h	AOP_INC [Default]		new_dst = old_dst + 1
		06h	AOP_DEC		new_dst = old_dst - 1
		0Fh	AOP_PREDEC		new_dst = old_dst - 1
		Others	Reserved		Ignored
		When Return	Data Control is set in	Programming Notes ew_dst is returned by AOP_F	PREDEC and otherwise
		old_dst is retu			

Audio Power State Format

Audio Power State Format				
Project:	BDW			
Source:	PRM			
Size (in bits):	2			
Default Value:	0x000	000003		
DWord	Bit		Description	
0	1:0	Power State		
		Value	Name	Description
		00b	D0	D0
		01b,10b	Unsupported	Unsupported
		11b	D3 [Default]	D3



AVC CABAC

		AVC CABAC					
Project:		BDW					
Source:	urce: VideoCS						
Size (in b	oits):	16					
Default \	/alue	e: 0x00000000					
DWord	Bit	Description					
0	15	Reserved					
		Format: MBZ					
	14	Coefficient level out-of-bound Error This flag indicates the coded coefficient level SEs in the bit-stream is out-of-bound.					
	13	Reserved					
		Format: MBZ					
	12	Reserved					
		Format: MBZ					
	11	Temporal Direction Motion Vector Out-of-Bound Error This flag indicates motion vectors calculated from Temporal Direct Motion Vector is larger than the allowed range specified by the AVC spec.					
	10	Reserved MBZ					
	9	Motion Vector Delta SE Out-of-Bound Error This flag indicates inconsistent Motion Vector Delta SEs coded in the bit-stream.					
	8	Reference Index SE Out-of-Bound Error This flag indicates inconsistent Reference Index SEs coded in the bit-stream.					
	7						
	6	Motion Vector Delta SE Error This flag indicates out-of-bound motion vector delta SEs coded in the bit-stream.					
	5	Reference Index SE Error This flag indicates out-of-bound Refidx SEs coded in the bit-stream.					
	4	Residual Error This flag indicates out-of-bound absolute coefficient level SEs coded in the bit-stream.					
	3	Slice end Error This flag indicates a pre-matured slice_end SE or inconsistent slice end on the last MB of a slice.					
	2	Chroma Intra prediction Mode Error This flag indicates inconsistent Chroma Intra prediction mode SEs coded in the bit-stream.					
	1	Luma Intra prediction Mode Error This flag indicates inconsistent luma Intra prediction mode SE coded in the bit-stream.					
	0	MB Concealment Flag Each pulse from this flag indicates one MB is concealed by hardware.					



AVC CAVLC

		AVC CAVLC		
Project:		BDW		
Source: VideoCS				
Size (in bits): 16				
Default \	√alu	e: 0x00000000		
DWord	Bit	Description		
0	15	Total Zero out-of-bound Error This flag indicates the Total zero SE count exceed the max number of coeffs allowed in an intra16x16 AC block.		
	14	Coefficient level out-of-bound Error This flag indicates the coded coefficient level SEs in the bit-stream is out-of-bound.		
	13	RunBefore out-of-bound Error This flag indicates the coded RunBefore SE value is larger than the remaining zero block count.		
	12	Total coefficient Out-of-bound Error This flag indicates the coded total coeff SE count exceed the max number of coeffs allowed in an intra16x16 AC block.		
	11	Temporal Direction Motion Vector Out-of-Bound Error This flag indicates motion vectors calculated from Temporal Direct Motion Vector is larger than the allowed range specified by the AVC spec.		
	10	Reserved		
	9	Motion Vector Delta SE Out-of-Bound Error This flag indicates inconsistent Motion Vector Delta SEs coded in the bit-stream.		
	8	Reference Index SE Out-of-Bound Error This flag indicates inconsistent Reference Index SEs coded in the bit-stream.		
	7	RunBefore/TotalZero Error This flag indicates one or more inconsistent RunBefore or TotalZero SEs coded in the bit-stream.		
	6	Exponential Golomb Error This flag indicates hardware detects more than 18 leadzero for skip and more than 19 for other SEs from the Exponential Golomb Logic		
	5	Total Coeff SE Error This flag indicates one or more inconsistent total coeff SEs coded in the bit-stream.		
	4	Macroblock Coded Block Pattern Error This flag indicates inconsistent CBP SEs coded in the bit-stream.		
	3	Mbytpe/submbtype Error This flag indicates inconsistent MBtype/SubMBtype SEs coded in the bit-stream.		
	2	Chroma Intra prediction Mode Error This flag indicates inconsistent Chroma Intra prediction mode SEs coded in the bit-stream.		
	1	Luma Intra prediction Mode Error This flag indicates inconsistent luma Intra prediction mode SE coded in the bit-stream.		
	0	MB Concealment Flag Each pulse from this flag indicates one MB is concealed by hardware.		



BCS Hardware-Detected Error Bit Definitions

	BCS Hardware-Detected Error Bit Definitions				
Project:		BDW			
Source:		BlitterCS			
Size (in b	oits):	16			
Default \	/alue:	0x0000000	00		
DWord	Bit			Description	
0	15:3	Reserved			
		Format:			MBZ
	2	Command Privile	ege Violation Err	or	
		Project:			BDW
				ed as privileged is pars OOP and parsing will c	sed in a non-privileged batch buffer. The continue.
	1	Reserved			
		Format:			MBZ
 Instruction Error This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction errors include: Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported). Defeatured MI Instruction Opcodes: 					
ValueNameDescription1Instruction Error detected				Description	
				cted	
Programming Notes			tes		
This error indications cannot be cleared except by reset (i.e., it is a fatal error).			(i.e., it is a fatal error).		



BINDING_TABLE_EDIT_ENTRY

	BINDING_TABLE_EDIT_ENTRY						
Project: BDW							
Source:		Rende	rCS				
Size (in l	oits):	32					
Default \	Value:	0x0000	00000				
DWord	Bit		Description				
0	31:24	Reserved					
		Format:		MBZ			
	23:16	Binding Tab	le Index				
		Format:			U8		
		This field sp	ecifies the index of binding table entry that w	ill be upo	dated.		
	15:0	Surface Stat	Surface State Pointer				
		Format:	SurfaceStateOffset[21:6]RENDER_SURFACE_	STATE [B	DW]		
			Surface State Pointer. This address points to a surface state block. This pointer is relative to the Surface State Base Address.				

BINDING_TABLE_STATE

	BINDING_TABLE_STATE	
Project:	DevBWR+	
Source:	PRM	
Size (in bits):	32	
Dofault Value:	0,0000000	

The binding table binds surfaces to logical resource indices used by shaders and other compute engine kernels. It is stored as an array of up to 256 elements, each of which contains one dword as defined here. The start of each element is spaced one dword apart. The first element of the binding table is aligned to a 32-byte boundary.

DWord	Bit	Description				
0	31:6	Surface State Pointer				
		Project:	BDW	BDW		
		Format:	SurfaceStateOffset[31:6]			
		This 64-byte aligned address points to a surface state block. This pointer is relative to the				
		Surface State Base Address.				
	5:0	Reserved	Reserved			
		Project: BDW				
		Format: MBZ				



Bit Definition for Interrupt Control Registers - Blitter

	Bi	t Definition for Interrupt Control R	egisters - Blitter			
Project: Source: Size (in k Default \	•	BDW BlitterCS 32 0x00000000				
DWord	Bit	Description				
0	31:28	Reserved				
		Format:	MBZ			
		These bits may be assigned to interrupts on future produc	cts/steppings.			
	27	Wait on Semaphore Exec-List Scheduling: Set when MI_SEMAPHORE_WAIT con "Inhibit Synchronous Context Switch" is set. Scheduler can context waiting on semaphore wait. Ring Buffer Scheduling command is un-successful.	use this interrupt to preempt the			
	26:25	Reserved				
		Format:	MBZ			
	24	Context Switch Interrupt Set when a context switch has just occurred. Exec-List Enable bit needs to be set for this interrupt to occur.				
	23	Reserved				
		Format:	MBZ			
	22	Reserved				
		Project:	BDW			
		Format:	MBZ			
	21	Reserved				
		Format:	MBZ			
	20	MI_FLUSH_DW Notify Interrupt The Pipe Control packet (Fences) specified in 3D pipeline of Interrupt. The Store QW associated with a fence is completed.	, , , , ,			
	19	Blitter Command Parser Master Error When this status bit is set, it indicates that the hardware has detected an error. It is set by the device upon an error condition and cleared by a CPU write of a one to the appropriate bit contained in the Error ID register followed by a write of a one to this bit in the IIR. Further information on the source of the error comes from the "Error Status Register" which along with the "Error Mask Register" determine which error conditions will cause the error status bit to be set and the interrupt to occur. Page Table Error: Indicates a page table error. Instruction Parser Error: The Blitter Instruction Parser encounters an error while parsing an instruction.				
	18:17	Reserved				
		Format:	MBZ			



Bit Definition for Interrupt Control Registers - Blitter			
16	Blitter Command Parser User Interrupt This status bit is set when an MI_USER_INTERRUPT instruct Command Parser. Note that instruction execution is not ha mechanism such as an MI_STORE_DATA instruction is requ to a user interrupt.	lted and proceeds normally. A	
15:0	L5:0 Reserved		
	Format:	MBZ	



Bit Definition for Interrupt Control Registers - Media#1

	Bit	Definition for Interrupt Control Registers - Media#1			
Project:		BDW			
Source:		VideoCS			
Size (in l	oits):	32			
Default \	√alue:	0x00000000			
DWord	Bit	Description			
0	31:16	Reserved			
		Format: MBZ			
	15:12	Reserved			
		Format: MBZ			
		These bits may be assigned to interrupts on future products/steppings.			
	11	Wait on Semaphore Exec-List Scheduling: Set when MI_SEMAPHORE_WAIT command is un-successful and when "Inhibit Synchronous Context Switch" is set. Scheduler can use this interrupt to preempt the context waiting on semaphore wait. Ring Buffer Scheduling: Set when MI_SEMAPHORE_WAIT command is un-successful.			
	10	Reserved			
		Format: MBZ			
	9	Reserved			
	8	Context Switch Interrupt Set when a context switch has just occurred. Execlist Enable bit needs to be set for this interrupt to occur.			
	7	Reserved			
		Format: MBZ			
	6	Timeout Counter Expired Set when the VCS timeout counter has reached the timeout thresh-hold value.			
	5	Reserved			
	4	MI_FLUSH_DW Notify Interrupt The Pipe Control packet (Fences) specified in 3D pipeline document may optionally generate an Interrupt. The Store QW associated with a fence is completed ahead of the interrupt.			
	3	Video Command Parser Master Error When this status bit is set, it indicates that the hardware has detected an error. It is set by the device upon an error condition and cleared by a CPU write of a one to the appropriate bit contained in the Error ID register followed by a write of a one to this bit in the IIR. Further information on the source of the error comes from the "Error Status Register" which along with the "Error Mask Register" determine which error conditions will cause the error status bit to be set and the interrupt to occur. Page Table Error: Indicates a page table error. Instruction Parser Error: The Blitter Instruction Parser encounters an error while parsing an instruction.			



Bit Definition for Interrupt Control Registers - Media#1				
2:1	2:1 Reserved			
	Format:	MBZ		
0	Video Command Parser User Interrupt This status bit is set when an MI_USER_INTERRUPT instruction is executed on the Video Command Parser. Note that instruction execution is not halted and proceeds normally. A mechanism such as an MI_STORE_DATA instruction is required to associate a particular meaning to a user interrupt.			



Bit Definition for Interrupt Control Registers - Media#2

	Bit Definition for Interrupt Control Registers - Media#2			
Project:		BDW		
Source:		VideoCS2		
Size (in b	(in bits): 32			
Default \	/alue:	alue: 0x00000000		
DWord	Bit	Description		
0	31:28	Reserved		
		Format: MBZ		
_		These bits may be assigned to interrupts on future products/steppings.		
	27	Wait on Semaphore Exec-List Scheduling: Set when MI_SEMAPHORE_WAIT command is un-successful and when "Inhibit Synchronous Context Switch" is set. Scheduler can use this interrupt to preempt the context waiting on semaphore wait. Ring Buffer Scheduling: Set when MI_SEMAPHORE_WAIT command is un-successful.		
	26	Reserved		
		Format: MBZ		
_	25	Reserved		
	24	Context Switch Interrupt Set when a context switch has just occurred. Execlist Enable bit needs to be set for this interru to occur.		
	23	Reserved		
		Format: MBZ		
_	22	Timeout Counter Expired Set when the VCS timeout counter has reached the timeout thresh-hold value.		
	21	Reserved		
	20	MI_FLUSH_DW Notify Interrupt The Pipe Control packet (Fences) specified in 3D pipeline document may optionally generate an Interrupt. The Store QW associated with a fence is completed ahead of the interrupt.		
	19	Video Command Parser Master Error When this status bit is set, it indicates that the hardware has detected an error. It is set by the device upon an error condition and cleared by a CPU write of a one to the appropriate bit contained in the Error ID register followed by a write of a one to this bit in the IIR. Further information on the source of the error comes from the "Error Status Register" which along with the "Error Mask Register" determine which error conditions will cause the error status bit to be set and the interrupt to occur. Page Table Error: Indicates a page table error. Instruction Parser Error: The Blitter Instruction Parser encounters an error while parsing an instruction.		
	18:17	Reserved		
		Format: MBZ		



Bit Definition for Interrupt Control Registers - Media#2				
	Video Command Parser User Interrupt This status bit is set when an MI_USER_INTERRUPT instruction is executed on the Video Command Parser. Note that instruction execution is not halted and proceeds normally. A mechanism such as an MI_STORE_DATA instruction is required to associate a particular meato a user interrupt.		alted and proceeds normally. A	
	15:0	Reserved		
		Format:	MBZ	



Bit Definition for Interrupt Control Registers - Render

Bit Definition for Interrupt Control Registers - Render						
Project:		BDW				
Source:		RenderCS				
Size (in b	oits):	32				
Default \	ault Value: 0x00000000					
DWord	Bit	Description				
0	31:16	Reserved				
		Project:	BDW			
		Format:	MBZ			
		Reserved for other command streamers -	cannot be allocated by main command streamer.			
	15:12	Reserved				
		Project:	BDW			
		Format:	MBZ			
	11	Wait on Semaphore				
		Project:	BDW			
		Exec-List Scheduling: Set when MI_SEMAPH	HORE_WAIT command is un-successful and when			
		"Inhibit Synchronous Context Switch" is set. Scheduler can use this interrupt to preempt the				
		context waiting on semaphore wait.				
	10	L3 Counter Save Interrupt				
	9	Reserved				
		Format:	MBZ			
	8	Context Switch Interrupt				
		Project:	BDW			
		Set when a context switch has just occurred. Execlist Enable bit needs to be set for this interrupt				
	-	to occur.				
	7	Page Fault	LAU			
		Project:	All			
			Description			
			-			
		This interrupt is for handling Legacy Page Fault interface for all Command Streamers (BCS, RCS, VCS, VECS). When Fault Repair Mode is enabled, Interrupt mask register value is not looked at				
		to generate interrupt due to page fault. Please refer to vol1c "Page Fault Support" section for				
		more details.				
	6	Timeout Counter Expired				
	O	Set when the render pipe timeout counter (0x02190) has reached the timeout threshold value				
		(0x0217c).				
	5	L3 Parity Error (Slice0)				
		Project:	BDW			
			indicating that it has encountered an parity error while			
		checking the data.				



Bit Definition for Interrupt Control Registers - Render

4 PIPE_CONTROL Notify Interrupt

The Pipe Control packet (Fences) specified in 3D pipeline document may optionally generate an Interrupt. The Store QW associated with a fence is completed ahead of the interrupt.

3 Render Command Parser Master Error

When this status bit is set, it indicates that the hardware has detected an error. It is set by the device upon an error condition and cleared by a CPU write of a one to the appropriate bit contained in the Error ID register followed by a write of a one to this bit in the IIR. Further information on the source of the error comes from the "Error Status Register" which along with the "Error Mask Register" determine which error conditions will cause the error status bit to be set and the interrupt to occur.

Page Table Error: Indicates a page table error.

Instruction Parser Error: The Render Instruction Parser encounters an error while parsing an instruction.

2 Reserved

Project:	BDW
Format:	MBZ

1 Reserved

0 Render Command Parser User Interrupt

This status bit is set when an MI_USER_INTERRUPT instruction is executed on the Render Command Parser. Note that instruction execution is not halted and proceeds normally. A mechanism such as an MI_STORE_DATA instruction is required to associate a particular meaning to a user interrupt.



Bit Definition for Interrupt Control Registers - Video Enhancement

Bit Definition for Interrupt Control Registers - Video Enhancement BDW Project: Source: VideoEnhancementCS Size (in bits): 32 Default Value: 0x00000000 **DWord** Bit **Description** 31:12 0 Reserved Format: MBZ These bits may be assigned to interrupts on future products/steppings. Wait on Semaphore 11 Exec-List Scheduling: Set when MI_SEMAPHORE_WAIT command is un-successful and when "Inhibit Synchronous Context Switch" is set. Scheduler can use this interrupt to preempt the context waiting on semaphore wait. Ring Buffer Scheduling: Set when MI_SEMAPHORE_WAIT command is un-successful. 10 Reserved Format: MBZ 9 Reserved Format: MB7 8 **Context Switch Interrupt** Set when a context switch has just occurred. Exec-List Enable bit needs to be set for this interrupt to occur. 7 Reserved Format: MBZ 6 Reserved **BDW** Project: MBZ Format: 5 Reserved Format: MB7 4 **MI_FLUSH_DW Notify Interrupt** The Pipe Control packet (Fences) specified in 3D pipeline document may optionally generate an Interrupt. The Store QW associated with a fence is completed ahead of the interrupt. 3 **Video Enhancement Command Parser Master Error** When this status bit is set, it indicates that the hardware has detected an error. It is set by the device upon an error condition and cleared by a CPU write of a one to the appropriate bit contained in the Error ID register followed by a write of a one to this bit in the IIR. Further information on the source of the error comes from the "Error Status Register" which along with the "Error Mask Register" determine which error conditions will cause the error status bit to be set and the interrupt to occur. Page Table Error: Indicates a page table error. **Instruction Parser Error:** The Blitter Instruction Parser encounters an error while parsing an instruction.



Bit Definition for Interrupt Control Registers - Video Enhancement					
2:1	Reserved	Reserved			
	Format:	MBZ			
0	Video Enhancement Command Parser User Interrupt This status bit is set when an MI_USER_INTERRUPT instruction expended in the command Parser. Note that instruction expended in the command Parser in the command particular meaning to a user interrupt.	cution is not halted and proceeds			



BLEND_STATE

	BLEND_STATE
Project:	BDW
Source:	PRM
Size (in bits):	544
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000

The blend state is stored as a structure containing a common DWORD that applies to all RTs and an array of up to 8 elements, each of which contains the two DWords for each. The start of each element is spaced 2 DWords apart. The blend state is aligned to a 64-byte boundary, which is pointed to by a field in 3DSTATE_BLEND_STATE_POINTERS. The 3-bit Render Target Index field in the Render Target Write data port message header is used to select which of the 8 elements from BLEND_STATE that is used on the current message.

message	•	T				
DWord	Bit	Description				
0	31	Alpha To Coverage Enable				
		Format:	Enable			
		If set, Source0 Alpha is converted to a temporary 1/2/4-bit coverage mask and the mask bit corresponding to the sample# ANDed with the sample mask bit. If set, sample coverage is computed based on src0 alpha value. Value of 0 disables all samples and value of 1 enables all samples for that pixel. The same coverage needs to apply to all the RTs in MRT case. Further, any value of src0 alpha between 0 and 1 monotonically increases the number of enabled pixels. The field is applied to all the RTs in MRT case.				
	30	Independent Alpha Blend Enable				
		Format:	Enable			
		When enabled, the other fields in this instruction control the combination of the alpha components in the Color Buffer Blend stage. When disabled, the alpha components are combined in the same fashion as the color components. The field is applied to all the RTs in MRT case.				
	29	Alpha To One Enable				
		Format:	Enable			
		If set, Source0 Alpha is set to 1.0f after (possibly) be coverage mask.If Dual Source Blending is enabled, to all the RTs in MRT case.				
	28	Alpha To Coverage Dither Enable				
		Format:	Enable			
		If set, sample coverage is computed based on src0 alpha value and it modulates the sample coverage based on screen coordinates. Value of 0 disables all samples and value of 1 enables all samples for that pixel. The same coverage needs to apply to all the RTs in MRT case. Further, any value of src0 alpha between 0 and 1 monotonically increases the number of enabled pixels. If AlphaToCoverage is disabled, AlphaToCoverage Dither does not have any impact. The field is applied to all the RTs in MRT case.				



BLEND STATE Alpha Test Enable Format: Enable Enables the AlphaTest function of the Pixel Processing pipeline. The field is applied to all the RTs in MRT case. **Programming Notes** Alpha Test can only be enabled if Pixel Shader outputs a float alpha value. Alpha Test is applied independently on each render target by comparing that render target's alpha value against the alpha reference value. If the alpha test fails, the corresponding pixel write will be supressed only for that render target. The depth/stencil update will occur if alpha test passes for any render target. 26:24 **Alpha Test Function** Format: 3D_Compare_Function This field specifies the comparison function used in the AlphaTest functionThe field is applied to all the RTs in MRT case. 23 **Color Dither Enable** Format: Enable Enables dithering of colors (including any alpha component) before they are written to the Color Buffer. The field is applied to all the RTs in MRT case. **Programming Notes** For YUV render target formats, this field must be programmed to 0. 22:21 X Dither Offset Format: U2 Specifies offset to apply to pixel X coordinate LSBs when accessing dither table. The field is applied to all the RTs in MRT case. 20:19 **Y Dither Offset** Format: U2 Specifies offset to apply to pixel Y coordinate LSBs when accessing dither table. The field is applied to all the RTs in MRT case. 18:0 Reserved Format: MBZ 1..16 63:0 **Entry BLEND_STATE_ENTRY** Format:



BLEND_STATE_ENTRY

				BLEND_STATE_ENTRY				
Project:		В	DW					
Source:		PRM						
Size (in b	oits):	64						
Default \	/alue:	0x00000000, 0x00000000						
DWord	Bit			Description				
0	63	Logic C	p Enable					
		Format	t:	Enable				
		Enable	s the Logic	Op function of the Pixel Processing pipeline.				
				Programming Notes				
		Enablir	ng LogicO _l	o and Color Buffer Blending at the same time is UNDEFINED				
	62:59	Logic C	p Functio	on				
		Format	t:	3D_Logic_Op_Function				
			-	s the function to be performed (when enabled) in the Logic Op stage of the				
				pipeline. Note that the encoding of this field is one less than the corresponding				
				efined in WINGDI.H, and is a rather contorted mapping of the OpenGL LogicOp ver, this field was defined such that, when the 4 bits are replicated to 8 bits,				
			_	the ROP codes used in the Blter. Note: if the Logic Op Function does not				
		-		ne dest buffer is not read.				
	58:37	Reserve	Reserved					
		Format	Format: MBZ					
	36	Pre-Blend Source Only Clamp Enable						
			-	s whether the source(s) are clamped prior to blending, regardless of whether				
			_	ed. If DISABLED, no clamping is performed prior to blending. If ENABLED, only				
				ce 1, if dual source is enabled, are clamped prior to the blend to the range relamp Range.				
		Value	Name	Description				
		0 Disabled No clamping is performed prior to blending.						
		1 Enabled Only Source(s) are clamped prior to blend function. Other inputs to blend						
		must not be clamped.						
				Programming Notes				
				Blending Color Clamp subsection for programming restrictions as a function of				
				eld is ignored (treated as DISABLED) for UINT and SINT RT surface formats. upported for those RT surface formats. When this bit is enabled Pre-Blend				
				able RT[0] must be disabled.				
			I					



BLEND STATE ENTRY

35:34 Color Clamp Range

Specifies the clamped range used in Pre-Blend and Post-Blend Color Clamp functions if one or both of those functions are enabled. Note that this range selection is shared between those functions. This field is ignored if both of the Color Clamp Enables are disabled

Value	Name	Description			
0	COLORCLAMP_UNORM	Clamp Range [0,1]			
1	COLORCLAMP_SNORM	Clamp Range [-1,1]			
2	COLORCLAMP_RTFORMAT	Clamp to the range of the RT surface format (Note: The Alpha component is clamped to FLOAT16 for R11G11B10_FLOAT format).			
3	Reserved	Reserved			

33 **Pre-Blend Color Clamp Enable**

Format: Enable

This field specifies whether the source, destination and constant color channels are clamped prior to blending, regardless of whether blending is enabled. If DISABLED, no clamping is performed prior to blending. If ENABLED, all inputs to the blend function are clamped prior to the blend to the range specified by Color Clamp Range.

Value	Name	Description
0	Disabled	No clamping is performed prior to blending.
1		All inputs to the blend function are clamped prior to the blend to the range specified by Color Clamp Range.

Programming Notes

See table in Pre-Blending Color Clamp subsection for programming restrictions as a function of RT format. This field is ignored (treated as DISABLED) for UINT and SINT RT surface formats. Blending is not supported for those RT surface formats. The device will automatically clamp source color channels to the respective RT surface range.

32 **Post-Blend Color Clamp Enable**

Format: Enable

If blending is enabled, this field specifies whether the blending output channels are first clamped to the range specified by Color Clamp Range. Regardless of whether this clamping is enabled, the blending output channels will be clamped to the RT surface format just prior to being written.

Programming Notes

See table in Pre-Blending Color Clamp subsection for programming restrictions as a function of RT format. This field is ignored (treated as DISABLED) for UINT and SINT RT surface formats. Blending is not supported for those RT surface formats. The device will automatically clamp source color channels to the respective RT surface range. When this bit is enabled Pre-Blend Source Only Clamp Enable RT[0] must be disabled.



		BLEND_STATE_ENTRY	
31	Color Buffer Bl	lend Enable	
	Format: Enable		
	Enables the Co	lorBufferBlending (nee "alpha blending") function of the Pixel Processing Pipeline	
	for this render t		
		Programming Notes	
	Enabling Logic	Op and ColorBufferBlending at the same time is UNDEFINED	
30:26	Source Blend F	actor	
	Format:	3D_Color_Buffer_Blend_Factor	
	Controls the "se Factor for encode	ource factor" in the ColorBufferBlending function.Refer to Source Alpha Blend dings.	
25:21	Destination Ble	end Factor	
	Format:	3D_Color_Buffer_Blend_Factor	
	Controls the "d	lestination factor" in the ColorBufferBlending function. Refer to Source Alpha	
	Blend Factor for	r encodings.	
20:18	Color Blend Fu		
	Format:	3D_Color_Buffer_Blend_Function	
	ColorBufferBlen	fies the function used to combine the color components in the ding function of the Pixel Processing Pipeline. If Independent Alpha Blend Enable field will also control the blending of the alpha components in the ding function.	
17:13	Source Alpha B	Blend Factor	
	Format:	3D_Color_Buffer_Blend_Factor	
		ource factor" in alpha Color Buffer Blending stage.Note: For the	
	source/destination alpha blend factors, the encodings indicating "COLOR" are the same as the		
		tating "ALPHA", as the alpha component of the color is selected.	
12:8		pha Blend Factor	
	Format:	3D_Color_Buffer_Blend_Factor	
	Controls the "destination factor" in alpha Color Buffer Blending stage. Refer to Source Alpha Blend Factor for encodings.		
7:5	Alpha Blend Fu	unction	
	Format:	3D_Color_Buffer_Blend_Function	
This field specifies the function used to combine the alpha components in the Colo			
	stage of the Pix	el Pipeline when the IndependentAlphaBlend state is enabled.	
4 Reserved			
7	Format:	MBZ	



	BLEND_STATE_ENTRY				
3	Write Disa	able Alpha			
	Format: Disable				
	This field	controls the wr	iting of the alpha component into the Render Target.		
	Value	Name	Description		
	0b	Enabled	Alpha component can be overwritten		
	1b	Disabled	Writes to the color buffer will not modify Alpha.		
			Programming Notes		
	For YUV s	urfaces, this fie	ld must be set to 0B (enabled).		
2	Write Disa	able Red			
	Format:		Disable		
			iting of the red component into the Render Target.		
	Value	Name	Description		
	0b	Enabled	Red component can be overwritten		
	1b	Disabled	Writes to the color buffer will not modify Red.		
			Programming Notes		
	For YUV s	urfaces this fie	Id must be set to 0B (enabled).		
1	Write Disable Green				
	Format: Disable				
	This field	controls the wr	iting of the green component into the Render Target.		
	Value	Name	Description		
	0b	Enabled	Green component can be overwritten		
	1b	Disabled	Writes to the color buffer will not modify Green.		
			Programming Notes		
	For YUV s	urfaces, this fie	ld must be set to 0B (enabled).		
0	Write Disa	able Blue			
	Format:		Disable		
	This field controls the writing of the Blue component into the Render Target.				
	Value	Name	Description		
	0b	Enabled	Blue component can be overwritten		
	1b	Disabled	Writes to the color buffer will not modify Blue.		
			Programming Notes		
	For YUV s	urfaces, this fie	ld must be set to 0B (enabled).		
l l					



Block Dimensions Message Header Control

	инс	BDIM - B	ock Dimen	sions Me	essage Header Control		
Project:		BDW					
Source:	e: PRM						
Size (in bi	Size (in bits): 32						
Default Va	alue:	0x00000000					
DWord	Bit			Descript	tion		
0	31:22	Reserved					
		Project:			All		
		Format:			Ignore		
		Ignored					
	21:20	Block Height					
		Project:		All			
		Format:		Enumeration			
				lock being accessed. Range = [0,3] representing 1 to 8 rows.			
		Value	Name	Description			
		0h	H1	Block height = 1 row			
		1h	H2		Block height = 2 rows		
		2h	H4	Block height = 4 rows			
		03h	H8	Block height	t = 8 rows		
	19:2	Reserved					
		Project:			All		
		Format:			Ignore		
		Ignored					
	1:0	Block Width					
		Project:		All			
		Format:		Enumeration			
				cessed. Range	= [0,3] representing 1 to 8 Dwords.		
		Value	Name		Description		
		0h	W1	Block width =			
		1h	W2	Block width = 2 Dwords			
		2h	W4	Block width =			
		03h	W8	Block width =	8 Dwords		



Block Message Header

		MH_BTS_GO - Block N	/lessage	Header		
Project: BDW						
Source:		DataPort 0				
Size (in b	its):	256				
Default Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000				0x00000000, 0x00000000,		
DWord	Bit	Des	scription			
0-1	63:0	Reserved	.			
		Project:	All			
		Format:	Ignore			
		Ignored	·			
2	31:0	Global Offset				
		Project:		All		
		Format:		U32		
		Specifies the global element index into the buffer, in units of Owords, Dwords, or Bytes (depending on the message).				
		Program	nming Notes			
		The Global Offset for Oword Unaligned Block operations is specified as a Dword-aligned byte offset (offset bits [1:0] = 0).				
If the address offset calculated with the Global Offset is greater than the Surfa access is Out-of-Bounds.				eater than the Surface Size, then the		
3-7	159:0	Reserved				
		Project:	All			
		Format:	Ignore			
		Ignored				



BR00 - BLT Opcode and Control

		BR00 -	· Bl	T Opcode and Control		
Project:		BDW		•		
Source:		BlitterCS				
Size (in b	oits):	32				
Default \	/alue:	0x00000000				
DWord	Bit			Description		
0	31	BLT Engine Busy This bit indicates whether the BLT Engine is busy (1) or idle (0). This bit is replicated in the SETUP BLT Opcode and Control register.			d in the SETUP	
		Value		Name		
		0		Idle [Default]		
		1		Busy		
	30	Setup Instruction Instru	uctio	n		
		Default Value:			0	
		The current instruction p	perfo	rms clipping (1).		
	29		the S	n Setup instruction opcode to identify whether a color (sed with the SCANLINE_BLT instruction.	0) or	
		Value		Name		
		0		Color [Default]		
		1		Monochrome		
	28:22	Instruction Target (Opc	ode)			
		Default Value:		0000000ь		
This is the contents of the Instruction Target field from the last BLT instruction. by the BLT Engine state machine to identify the BLT instruction it is to perform. specifies whether the source and pattern operands are color or monochrome. 21:20 32bpp Byte Mask This field is only used for 32bpp.				ine to identify the BLT instruction it is to perform. The		
				рр.		
		Value		Name		
		00b	[Def	fault]		
	1xb Write Alpha Channel					
	x1b Write RGB Channel					
	19:17	7 Monochrome Source Start				
		Default Value:		000b		
	This field indicates the starting monochrome pixel bit position within a byte per scan line of source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.					



BR00 - BLT Opcode and Control

16 **Bit/Byte Packed**

Byte packed is for the NT driver.

Value	Name
0b	Bit [Default]
1b	Byte

15 | Src Tiling Enable

Value	Name
0b	Tiling Disabled (Linear) [Default]
1b	Tiling enabled: Tile-X or Tile-Y

14:12 Horizontal Pattern Seed

Default Value: 0b

This field indicates the pattern pixel position which corresponds to X = 0.

11 Dest Tiling Enable

When set to '1', this means that Blitter is executing in Tiled mode. If '0' it means that Blitter is in Linear mode. Pre-Dev Blitter never executes in Tiled-Y mode, DevGT+ Blitter supports both Tile-X and Tile-Y modes. On reset, this bit will be '0'. This definition applies to only X, Y Blits.

Value	Name
0b	Tiling Disabled (Linear blit) [Default]
1b	Tiling enabled: Tile-X or Tile-Y

10:8 Transparency Range Mode

These bits control whether or not the byte(s) at the destination corresponding to a given pixel will be conditionally written, and what those conditions are. This feature can make it possible to perform various masking functions in order to selectively write or preserve graphics data already at the destination.

Value	Name	Description
xx0b	[Default]	No color transparency mode enabled. This causes normal operation with regard to writing data to the destination.
001b		[Source color transparency] The Transparency Color Low: (Pixel Greater or Equal) (source background register) and the Transparency Color High: (Pixel Less or Equal) (source foreground register) are compared to the source pixels. The range comparisons are done on each component (R, G, B) and then logically ANDed. If the source pixel components are not within the range defined by the Transparency Color registers, then the byte(s) at the destination corresponding to the current pixel are written with the result of the bit-wise operation.
011b		[Source and Alpha color transparency] The Transparency Color Low: (Pixel Greater or Equal) (source background register) and the Transparency Color High: (Pixel Less or Equal) (source foreground register) are compared to the source pixels. The range comparisons are done on each component (A, R, G, B) and then logically ANDed. If the source pixel components are not within the range defined by the Transparency Color registers, then the byte(s) at the destination corresponding to the current pixel are written with the result of the bit-wise operation."



		BR00 - BLT Opcode an	d Control
	101b	(Pixel Greater or Equal) (source be Color High: (Pixel Less or Equal) to the destination pixels. The ran component (A, R, G, B) and then	nsparency] The Transparency Color Low: background register) and the Transparency (source foreground register) are compared age comparisons are done on each logically ANDed. If the destination pixels are s) at the destination corresponding to the e result of the bit-wise operation.
	111b	or Equal) (source background red (Pixel Less or Equal) (source fored destination pixels. The range cor G, B) and then logically ANDed. I	The Transparency Color Low: (Pixel Greater gister) and the Transparency Color High: ground register) are compared to the mparisons are done on each component (R, If the destination pixels are within the range, on corresponding to the current pixel are wise operation.
7:5	Pattern Ver		[
	Default Valu	e: ecifies the pattern scan line which corre	000b
4	+	Read Modify Write	esponds to 1–0.
4	Default Valu		0b
			de field and Destination Transparency Mode
		hether a Destination read is needed.	
3	Color Sourc	e	
	Default Valu	e:	0b
	This bit is de	ecoded from the last instructions opcoc	de field to identify whether a color (1) source
2	Monochron	e Source	
	Default Valu	e:	0b
	This bit is de source is use	•	de field to identify whether a monochrome (1)
1	Color Patter	n	
	Default Valu	e:	0b
	This bit is de	ecoded from the last instructions opcod	de field to identify whether a color (1) pattern
0	Monochron	e Pattern	
	Default Valu	e:	0b
	This bit is de	•	de field to identify whether a monochrome (1)



BR01 - Setup BLT Raster OP, Control, and Destination Offset

BF	R01	- Set	up BLT	Raster OP,	Control, and Destination Offset
Project: BDW			DW		
Source:	Source: BlitterCS				
Size (in b	Size (in bits): 32				
Default \	/alue:	0	x00000000		
DWord	Bit				Description
0	31	Solid Pattern Select This bit applies only when the pattern data is monochrome. This bit determines whether or not the BLT Engine actually performs read operations from the frame buffer in order to load the pattern data. Use of this feature to prevent these read operations can increase BLT Engine performance, if use of the pattern data is indeed not necessary. The BLT Engine is configured to accept either monochrome or color pattern data via the opcode field.			
		Value	Name		Description
		0b	[Default]	BLT Engine proceeds	operation with regard to the use of the pattern data. The swith the process of reading the pattern data, and the as the pattern operand for all bit-wise operations.
		1b		presumption is made the pattern operand	oes the process of reading the pattern data, the e that all of the bits of the pattern data are set to 0, and for all bit-wise operations is forced to the background e Color Expansion Background Color Register.
-	30	Clippin	g Enabled		
			V	alue	Name
0b		0b			[Default]
		1b			
	29	This bit the byte also cor make it	applies onle(s) at the cresponds v possible to	Jestination correspon will actually be writter ouse the source as a	lode ata is in monochrome. This bit determines whether or not ding to the pixel to which a given bit of the source data if that source data bit has the value of 0. This feature can transparency mask. The BLT Engine is configured to source data via the opcode field.
		Value	Name		Description
		0b	[Default]	Wherever a bit in the background color re operation for the pix	operation with regard to the use of the source data. e source data has the value of 0, the color specified in the gister is used as the source operand in the bit-wise cel corresponding to the source data bit, and the bytes at esponding to that pixel are written with the result.
		1b		destination correspo corresponds are sim	e source data has the value of 0, the byte(s) at the onding to the pixel to which the source data bit also ply not written, and the data at those byte(s) at the yed to remain unchanged.



BR01 - Setup BLT Raster OP, Control, and Destination Offset

28 Monochrome Pattern Transparency Mode

This bit applies only when the pattern data is monochrome. This bit determines whether or not the byte(s) at the destination corresponding to the pixel to which a given bit of the pattern data also corresponds will actually be written if that pattern data bit has the value of 1. This feature can make it possible to use the pattern as a transparency mask. The BLT Engine is configured to accepted either monochrome or color pattern data via the opcode field.

Value	Name	Description
0b	[Default]	This causes normal operation with regard to the use of the pattern data. Wherever a bit in the pattern data has the value of 0, the color specified in the background color register is used as the pattern operand in the bit-wise operation for the pixel corresponding to the pattern data bit, and the bytes at the destination corresponding to that pixel are written with the result.
1b		Wherever a bit in the pattern data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the pattern data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.

27:26 **32bpp Byte Mask**

This bit applies only when the pattern data is monochrome. This bit determines whether or not the byte(s) at the destination corresponding to the pixel to which a given bit of the pattern data also corresponds will actually be written if that pattern data bit has the value of 1. This feature can make it possible to use the pattern as a transparency mask. The BLT Engine is configured to accepted either monochrome or color pattern data via the opcode field.

Value	Name
00b	[Default]
1xb	Write Alpha Channel
x1b	Write RGB Channel

25:24 Color Depth

Value	Name			
00b	8 Bit Color Depth [Default]			
01b	16 Bit Color Depth			
10b	Alternate 16 Bit Color Depth			
11b	32 Bit Color Depth			

23:16 Raster Operation Select

These 8 bits are used to select which one of 256 possible raster operations is to be performed by the BLT Engine.



BR01 - Setup BLT Raster OP, Control, and Destination Offset

15:0 **Destination Pitch (Offset)**

For non-XY Blits, the signed 16bit field allows for specifying upto + 32Kbytes signed pitches in bytes (same as before). For X, Y Blits with tiled-X surfaces, the pitch for Destination will be 512Byte aligned and should be programmable upto + 128Kbytes. For X, Y Blits with tiled-Y surfaces, the pitch for Destination will be 128Byte aligned and should be programmable upto + 128Kbytes. In this case, this 16bit signed pitch field is used to specify upto + 32KDWords. For X, Y blits with nontiled surfaces (linear surfaces), this 16bit field can be programmed to byte specification of upto + 32Kbytes (same as before). These 16 bits store the signed memory address offset value by which the destination address originally specified in the Destination Address Register is incremented or decremented as each scan line's worth of destination data is written into the frame buffer by the BLT Engine, so that the destination address will point to the next memory address to which the next scan line's worth of destination data is to be written. If the intended destination of a BLT operation is within on-screen frame buffer memory, this offset is normally set so that each subsequent scan line's worth of destination data lines up vertically with the destination data in the scan line, above. However, if the intended destination of a BLT operation is within off-screen memory, this offset can be set so that each subsequent scan line's worth of destination data is stored at a location immediately after the location where the destination data for the last scan line ended, in order to create a single contiguous block of bytes of destination data at the destination.

BR05 - Setup Expansion Background Color

BR05 - Setup Expansion Background Color			
Project:		BDW	
Source:		BlitterCS	
Size (in b	oits):	32	
Default \	/alue:	0x00000000	
DWord	Bit	Description	
0	31:0	Setup Expansion Background Color Bits	
		These bits provide the one, two, or four bytes worth of color data that select the background color to be used in the color expansion of monochrome pattern or source data for either the SCANLINE_BLT or TEXT_BLT instructions. BR05 is also used as the solid pattern for the PIXEL_BLT instruction. Whether one, two, or three bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.	



BR06 - Setup Expansion Foreground Color

BR06 - Setup Expansion Foreground Color			
Project:		BDW	
Source:		BlitterCS	
Size (in bits	s):	32	
Default Valu	lue:	0x0000000	
DWord B	Bit	Description	
0 31		Setup Expansion Foreground Color Bits These bits provide the one, two, or four bytes worth of color data that select the foreground color to be used in the color expansion of monochrome pattern or source data for either the SCANLINE_BLT or TEXT_BLT instructions. Whether one, two, or three bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.	

BR07 - Setup Blit Color Pattern Address Lower Order Address bits

BR07	7 - 5	Setup Blit Color	Pattern Address Lo	wer Order Address bits	
Project: BDW					
Source:		BlitterCS			
Size (in b	its):	32			
Default V	/alue:	0x00000000			
DWord	Bit		Description		
0	31:6	Setup Blit Color Pattern A	Address		
		Format:	GraphicsAddress[31:6]		
		Lower 32bits of the 48bit a	ddressing.		
		These 26 bits specify the starting address of the (8X8) pixel color pattern from the SETUP_BLT			
			•	ddress register (BR15), but this version	
		•		on (the actual programming for this, is	
			nmand). The pattern data must b	9	
			•	ry. The pattern is always of 8x8 pixels,	
				e pixel depth may be 8, 16, or 32 bits pattern must match the pixel depth to	
			•	terns require 8 bytes and is supplied	
		2 .	•	per pixel color depth must start on 64-	
		•	te boundaries, respectively.	per pixer color depth must start on or	
		, ,	programmed, must always be Ca	che Line (64byte) aligned.	
	5:0	Reserved			
		Format:		MBZ	

Command Reference: Structures



BR09 - Destination Address Lower Order Address Bits

BR09 - Destination Address Lower Order Address Bits

Project: BDW Source: BlitterCS

Size (in bits): 32

Default Value: 0x00000000

DWord	Bit	Description		
0	31:0	Destination Address Bits		
		Format:	GraphicsAddress[31:0]	
		When tiling is enabled for	XY-blits, this base address should be limited to 4KB. when tiling is	
			ase address should be CL (64byte) aligned. These lower 32bits of the	
		· ·	y the starting pixel address of the destination data. This register is also	
		the working destination address register for the lower 32bits of the address, and changes as the BLT Engine performs the accesses. Used as the scan line address (Destination Y Address and Destination Y1 Address) for BLT instructions: PIXEL_BLT, SCANLINE_BLT, and TEXT_BLT. In this case the address points to the first pixel in a scan line and is compared with the ClipRect Y1 and Y2 address registers to determine whether the scan line should be written or not. The Destination Y1 address is the top scan line to be written for text. Note that for non-XY blits (COLOR_BLT, SRC_COPY_BLT), this address points to the first byte to be written. Note: Some instructions affect		
		, ,	g only one coordinate); other instructions affect multiple scan lines and	
		need both coordinates.		



BR11 - BLT Source Pitch (Offset)

BR11 - **BLT Source Pitch (Offset)**

Project: BDW Source: BlitterCS

Source:		BitterCS
Size (in bits):		32
Default Value:		0x00000000
DWord	Bit	Description
0	31:16	Reserved
	15:0	Source Pitch (Offset) For non-XY Blits with color source operand (SRC_COPY_BLT), the signed 16bit field allows for specifying upto + 32Kbytes signed pitch in bytes (same as before). For X, Y Blits with tiled-X surfaces, the pitch for Color Source will be 512Byte aligned and should be programmable upto + 128Kbytes. For X, Y Blits with tiled-Y surfaces, the pitch for Color Source will be 128Byte aligned and should be programmable upto + 128Kbytes. In this case, this 16bit signed pitch field is used to specify upto + 32KDWords. For X, Y blits with nontiled color source surfaces (linear surfaces), this 16bit field can be programmed to byte specification of upto + 32Kbytes (same as before). When the color source data is located within the frame buffer or AGP aperture, these signed 16 bits store the memory address offset (pitch) value by which the source address originally specified in the Source Address Register is incremented or decremented as each scan line's worth of source data is read from the frame buffer by the BLT Engine, so that the source address will point to the next memory address from which the next scan line's worth of source data is to be read. Note that if the intended source of a BLT operation is within on-screen frame buffer memory, this offset is normally set to accommodate the fact that each subsequent scan line's worth of source data lines up vertically with the source data in the scan line, above. However, if the intended source of a BLT operation is within off-screen memory, this offset can be set to accommodate a situation in which the source data exists as a single contiguous block of bytes where in each subsequent scan line's worth of source data a location immediately

after the location where the source data for the last scan line ended.

Command Reference: Structures



BR12 - Source Address Lower order Address bits

programmed, must always be Cache Line (64byte) aligned.

BR12 - Source Address Lower order Address bits BDW Project: BlitterCS Source: Size (in bits): 32 Default Value: 0x00000000 **DWord** Bit **Description** 0 31:0 Source Address Bits GraphicsAddress[31:0] Format: Lower 32 bits of the 48bit addressing. When tiling is enabled for XY-blits with Color source surfaces, this base address should be limited to 4KB. When tiling is disabled for XY-blits, this base address should be CL (64byte) aligned. Note that for non-XY blit with Color Source (SRC_COPY_BLT), this address points to the first byte to be read. These lower 32bits of the 48bit address, specify the starting pixel address of the color source data. The lower 3 bits are used to indicate the position of the first valid byte within the first Quadword of the source data. If this Source happens to be a Monosource surface, then this Monosource Base Address



BR13 - **BLT** Raster **OP**, Control, and Destination Pitch

	BF	R13 -	BLT Ra	aster OP, Control, and Destination Pitch
Project:		В	DW	
Source:	BlitterCS			
Size (in b	Size (in bits): 32			
Default V	/alue:	0:	x00000000	
DWord	Bit			Description
the BLT Engine actually performs pattern data. Use of this feature performance, if use of the patter accept either monochrome or co			applies onl Engine act data. Use on nance, if use	ly when the pattern data is monochrome. This bit determines whether or not ually performs read operations from the frame buffer in order to load the of this feature to prevent these read operations can increase BLT Engine e of the pattern data is indeed not necessary. The BLT Engine is configured to ochrome or color pattern data via the opcode field. Description
		0	[Default]	This causes normal operation with regard to the use of the pattern data. The BLT Engine proceeds with the process of reading the pattern data, and the pattern data is used as the pattern operand for all bit-wise operations.
		1		The BLT Engine forgoes the process of reading the pattern data, the presumption is made that all of the bits of the pattern data are set to 0, and the pattern operand for all bit-wise operations is forced to the background color specified in the Color Expansion Background Color Register.
	30	Clippin	g Enabled	
Default Value:			0	
	29	This bit the byte also cor make it	applies onle(s) at the cresponds we possible to	y when the source data is in monochrome. This bit determines whether or not destination corresponding to the pixel to which a given bit of the source data will actually be written if that source data bit has the value of 0. This feature can be use the source as a transparency mask. The BLT Engine is configured to conochrome or color source data via the opcode field.
		Value	Name	Description
		0	[Default]	This causes normal operation with regard to the use of the source data. Wherever a bit in the source data has the value of 0, the color specified in the background color register is used as the source operand in the bit-wise operation for the pixel corresponding to the source data bit, and the bytes at the destination corresponding to that pixel are written with the result.
		1		Where a bit in the source data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the source data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.



BR13 - BLT Raster OP, Control, and Destination Pitch

28 Monochrome Pattern Transparency Mode

This bit applies only when the pattern data is monochrome. This bit determines whether or not the byte(s) at the destination corresponding to the pixel to which a given bit of the pattern data also corresponds will actually be written if that pattern data bit has the value of 1. This feature can make it possible to use the pattern as a transparency mask. The BLT Engine is configured to accepted either monochrome or color pattern data via the opcode in the Opcode and Control register.

Value	Name	Description
0	[Default]	This causes normal operation with regard to the use of the pattern data. Where a bit in the pattern data has the value of 0, the color specified in the background color register is used as the pattern operand in the bit-wise operation for the pixel corresponding to the pattern data bit, and the bytes at the destination corresponding to that pixel are written with the result.
1		Wherever a bit in the pattern data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the pattern data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.

27:26 **32bpp Byte Mask**

This field is only used for 32bpp

This field is only used for 52bpp.				
Value	Name			
00b	[Default]			
1xb	Write Alpha Channel			
x1b	Write RGB Channel			

25:24 Color Depth

Value	Name	
00b	8 Bit Color Depth [Default]	
01b	16 Bit Color Depth	
10b	24 Bit Color Depth	
11b	Reserved	

23:16 Raster Operation Select

Default Value	10000000h

These 8 bits are used to select which one of 256 possible raster operations is to be performed by the BLT Engine.



BR13 - BLT Raster OP, Control, and Destination Pitch

15:0 **Destination Pitch(Offset)**

These 16 bits store the signed memory address offset value by which the destination address originally specified in the Destination Address Register is incremented or decremented as each scan line's worth of destination data is written into the frame buffer by the BLT Engine, so that the destination address will point to the next memory address to which the next scan line's worth of destination data is to be written. If the intended destination of a BLT operation is within onscreen frame buffer memory, this offset is normally set so that each subsequent scan line's worth of destination data lines up vertically with the destination data in the scan line, above. However, if the intended destination of a BLT operation is within off-screen memory, this offset can be set so that each subsequent scan line's worth of destination data is stored at a location immediately after the location where the destination data for the last scan line ended, in order to create a single contiguous block of bytes of destination data at the destination.

BR14 - Destination Width and Height

BR14 - Destination Width and Height

Project: BDW Source: BlitterCS

Size (in bits): 32

Default Value: 0x00000000

BR14 contains the values for the height and width of the data to be BLT. If these values are not correct, such that the BLT Engine is either expecting data it does not receive or receives data it did not expect, the system can hang.

DWord	Bit	Description	
0	31:29	Reserved	
	Destination Height These 13 bits specify the height of the destination data in terms of the number of scan lines. This is a working register.		
	15:13	Reserved	
	12:0	Destination Byte Width These 13 bits specify the width of the destination data in terms of the number of bytes per scan line. The number of pixels per scan line into which this value translates depends upon the color depth to which the graphics system has been set.	



BR15 - Color Pattern Address Lower order Address bits

	BR15 - Color Pattern Address Lower order Address bits			
Project:	roject: BDW			
Source:		BlitterCS		
Size (in b	oits):	32		
Default \	/alue:	0x00000000		
DWord	Bit		Description	
0	31:6	Color Pattern Address		
		Format:	GraphicsAddress[31:6]	
		Lower 32bits of the 48bit a	3	
		-		on due to Non-Power-of-2 change. It
			e. The pattern data must be loca	•
			arting address of the (8X8) pixel	•
			•	ary. The pattern is always of 8x8 pixels,
				ne pixel depth may be 8, 16, or 32 bits
			• •	pattern must match the pixel depth to
		5 , ,	•	terns require 8 bytes and are applied
		•	•	per pixel color depth must start on 64-
		, , ,	te boundaries, respectively.	
=		The Pattern Base Address p	programmed, must always be Ca	che Line (64byte) aligned.
	5:0	Reserved		,
		Format:		MBZ

BR16 - Pattern Expansion Background and Solid Pattern Color

BR	16	- Pattern Expansion Background and Solid Pattern Color
Project:		BDW
Source:		BlitterCS
Size (in b	oits):	32
Default \	/alue:	0x00000000
DWord	Bit	Description
0	31:0	Pattern Expansion Background Color Bits These bits provide the one, two, or four bytes worth of color data that select the background color to be used in the color expansion of monochrome pattern data during BLT operations. Whether one, two, or four bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.



BR17 - Pattern Expansion Foreground Color

	BR17 - Pattern Expansion Foreground Color			
Project:		BDW		
Source:		BlitterCS		
Size (in b	oits):	32		
Default \	√alue:	0x00000000		
DWord	Bit	Description		
0	31:0	Pattern Expansion Background Color Bits These bits provide the one, two, or four bytes worth of color data that select the foreground color to be used in the color expansion of monochrome pattern data during BLT operations. Whether one, two, or four bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.		

BR18 - Source Expansion Background and Destination Color

В	R18	- Source Expansion Background and Destination Color
Project:		BDW
Source:		BlitterCS
Size (in b	oits):	32
Default \	/alue:	0x00000000
DWord	Bit	Description
0	31:0	Source Expansion Background Color Bits These bits provide the one, two, or four bytes worth of color data that select the background color to be used in the color expansion of monochrome source data during BLT operations. This register is also used to support destination transparency mode and Solid color fill. Whether one, two, three, or four bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.



BR19 - Source Expansion Foreground Color

	BR19 - Source Expansion Foreground Color			
Project:		BDW		
Source:		BlitterCS		
Size (in b	oits):	32		
Default \	√alue:	0x00000000		
DWord	Bit	Description		
0	31:0	Pattern/Source Expansion Foreground Color Bits These bits provide the one, two, or four bytes worth of color data that select the foreground color to be used in the color expansion of monochrome source data during BLT operations. Whether one, two, or four bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.		

BR27 - Destination Address Higher Order Address

	E	3R27 - Destina	ation Address Higher	Order Address			
Project:							
Source:		BlitterCS					
Size (in l	oits):	32					
Default \	Value:	0x0000000					
DWord	Bit		Description				
0	31:16	Reserved					
		Format:		MBZ			
	15:0	Destination Address	Upper DWORD				
		Format:	GraphicsAddress[47:32]				
		_		ıld be limited to 4KB. Otherwise for XY			
			tion and it is same as before. These				
		, ,	er, will specify the starting pixel add	r the upper 16bits of the destination			
			as the BLT Engine performs the acce	• •			
			and Destination Y1 Address) for BL				
	SCANLINE_BLT, and TEXT_BLT. In this case the address points to the first pixel in a scan line and i						
	compared with the ClipRect Y1 and Y2 address registers to determine whether the scan line						
should be written or not. The Destination Y1 address is the top scan line to be written for text. Note that for non-XY blits (COLOR_BLT, SRC_COPY_BLT), this 16bits of the 48bit address, along							
with BR09 register, points to the first byte to be written. This register is always the last regist							
				he BLT engine execution. Note: Some			
		•	one scan line (requiring only one co	oordinate); other instructions affect			
	multiple scan lines and need both coordinates.						



BR28 - Source Address Higher order Address

		BR28 - Source	e Address Higher o	der Address	
Project: BDW					
Source:		BlitterCS			
Size (in b	oits):	32			
Default \	Value:	0x00000000			
DWord	Bit		Description		
0	31:16	Reserved			
		Format:		MBZ	
	15:0	Source Address Upper D	OWORD		
		Format:	GraphicsAddress[47:32]		
		These upper 16bits of the 48bit address, specify the starting pixel address of the color or mono source data. When tiling is enabled for XY-blits with Color source surfaces, this base address should be limited to 4KB. Otherwise for XY blits, there is no restriction and it is same as before, including for monosource and text blits. Note that for non-XY blit with Color Source (SRC_COPY_BLT), this address points to the first byte to be read.			

BR29 - Color Pattern Address Higher order Address

	В	R29 - Color Patt	tern Address Higher order Address			
Project:		BDW				
Source:		BlitterCS				
Size (in b	its):	32				
Default Value: 0x00000000						
DWord	Bit		Description			
0	31:16	Reserved				
		Format: MBZ				
	15:0	Color Pattern Address Upper DWORD				
		Format:	GraphicsAddress[47:32]			
		These upper 16bits of the	48bit address, specify the starting address of the (8X8) pixel pattern.			

Command Reference: Structures



BR30 - Setup Blit Color Pattern Address Higher Order Address

BR	30 -	Setup Blit Colo	r Pattern Address Higher Order Address			
Project:		BDW				
Source:		BlitterCS				
Size (in b	its):	32				
Default Value: 0x00000000						
DWord	Bit		Description			
0	31:16	Reserved				
		Format:	MBZ			
	15:0	Setup Blit Color Pattern Address Upper DWORD				
		Format:	GraphicsAddress[47:32]			
		These upper 16bits of the	48bit address, specify the starting address of the (8X8) pixel pattern.			



Byte Masked Media Block Message Header

	МН	_MBBM - Byte N	/lasked Media Block N	/lessage Header			
Project:		BDW					
Source:		DataPort 1					
Size (in bi	its):	256					
Default V	alue:	0x00000000, 0x0000	00000, 0x00000000, 0x00000000, 0x0	0000000, 0x00000000,			
		0x00000000, 0x0000	00000				
DWord	Bit		Description				
0	31:0	X Offset					
		Project:		All			
		Format:		S31			
		X offset (in bytes) of the u	pper left corner of the block into the	e surface.			
			Programming Notes				
		Must be DWord aligned (Bits 1:0 MBZ) for the write form of th	ne message.			
1	31:0	Y Offset					
		Project:		All			
		Format:		S31			
		Y offset (in rows) of the up	oper left corner of the block into the	surface.			
2	31:0	Media Block Message Co	ntrol				
		Project:	All				
		Format:	MHC_MBBM_CONTROL				
		Specifies the Byte Masked	I message subtype and its additional	input parameters.			
3	31:0	Byte Mask					
		Project:		All			
		Format:		J32			
		Specifies the Byte Mask for writes when Message Mode field is BYTE_MASK.					
		Programming Notes					
		The Byte mask applies horizontally to each row of output: bit 0 for byte 0, through bit 31 for byte 31.					
4	31:0	FFTID					
		Format: MHC_FFTID					
		Fixed Function Thread ID					
5-7	95:0	Reserved	1				
		Format:	Ignore				
		Ignored					



Byte Masked Media Block Message Header Control

M	HC_I	MBBI	M_CONT	ROL - Byt	te Maske	ed Media	Block Message	
				Heade	er Contro	ol		
Project: Source:			OW RM					
Size (in k	site):	32						
Default \			<u><</u> <00000000					
DWord	Bit	07			Descript	ion		
0	_	Messag	e Mode		Descripti			
Ü	31.50	Project:			All			
		Format			Enumeration			
				Block Write Mess		s Byte Masked.		
		Value	Name			Description		
		02h	BYTE_MASK	The Block Heigh Byte Mask quali			specified in this Dword. The	
		Others	Reserved	Reserved.	·			
	29	Reserve	ed					
		Project:				All		
		Format				Ignore		
		Ignored	I					
	28:24	Sub-Register Offset						
		Project:					All	
		Format	•				U5	
		This field is ignored (reserved) for Media Block Write message.						
	23:22	Reserve	d			<u> </u>		
		Project	•			All		
		Format				Ignore		
		Ignored	1					
	21:16	Block H					1	
		Project:					All	
		Format: U6						
		Height in rows of block being accessed. Range = [0,63] representing 1 to 64 rows						
		Restriction						
			If Block Width (bytes), then Maximum Block Height (rows) is constrained by (# Dwords width) * (# rows) <= 64 Dwords.					
	15:10	Reserve	ed					
		Project:				All		
		Format				Ignore		
		Ignored	l					



MHC_MBBM_CONTROL - Byte Masked Media Block Message **Header Control Register Pitch Control** Project: ΑII U2 Format: This field is ignored (reserved) for a Media Block Write message. 7:6 Reserved Project: ΑII Format: Ignore Ignored 5:0 **Block Width** Project: ΑII U6 Format: Width in bytes of the block being accessed. Range = [0,31] representing 1 to 32 Bytes. **Programming Notes** Must be DWord aligned for Media Block Write message.



CC VIEWPORT

CC_VIEWPORT

Project: BDW Source: PRM Size (in bits): 64

Default Value: 0x00000000, 0x00000000

The viewport state is stored as an array of up to 16 elements, each of which contains the DWords described here. The start of each element is spaced 2 DWords apart. The first element of the viewport state array is aligned to a 32-byte boundary. The Minimum Depth must be greater than or equal to zero on D16_UNORM, D24_UNORM_X8_UINT, or D24_UNORM_S8_UINT depth formats. The Minimum Depth must be greater than or equal to -1.0 for D32_FLOAT_S8X24_UINT or D32_FLOAT formats. The Maximum Depth must be less than or equal to +1.0. The max must be greater than or equal to the min.

DWord	Bit	Description			
		Description			
0	31:0	Minimum Depth			
		Project:	All		
		Format:	IEEE_Float		
		Indicates the minimum depth. The interprior to the depth test.	polated or computed depth is clamped to this value		
		Prog	ramming Notes		
		•	than-or-equal to the Maximum depth value. AN (Not-A-Number). The Minimum depth value		
1	31:0	Maximum Depth			
		Project:	All		
		Format:	IEEE_Float		
Indicates the maximum depth. The interpolated or computed depth is prior to the depth test.			polated or computed depth is clamped to this value		
		ramming Notes			
		The Maximum depth value cannot be Namust be less-than-or-equal to +1.0.	AN (Not-A-Number). The Maximum depth value		



Channel Mask Message Descriptor Control Field

MDC_CMASK - Channel Mask Message Descriptor Control Field

Project: BDW Source: PRM Size (in bits): 4

Default Value: 0x00000000

DWord	Bit	Description

0

3:0 **Mask**

ш		
	Project:	All
	Format:	Enumeration

For the read message, indicates that which channels are read from the surface and included in the writeback message. For the write message, indicates which channels are included in the message payload and written to the surface.

Value	Name	Description		
00h	RGBA [Default]	Red, Green, Blue, and Alpha are included		
01h	GBA	Green, Blue, and Alpha are included		
02h	RBA	Red, Blue, and Alpha are included		
03h	BA	Blue and Alpha are included		
04h	RGA	Red, Green, and Alpha are included		
05h	GA	Green and Alpha are included		
06h	RA	Red and Alpha are included		
07h	А	Alpha is included		
08h	RGB	Red, Green, and Blue are included		
09h	GB	Green and Blue are included		
0Ah	RB	Red and Blue are included		
0Bh	В	Blue is included		
0Ch	RG	Red and Green are included		
0Dh	G	Green is included		
0Eh	R	Red is included		
0Fh	Reserved	Ignored		

Command Reference: Structures



Channel Mode Message Descriptor Control Field

MD	C_ (CMODE - Channel Mode Message Descriptor Control Field				
Project:		BDW				
Source:			PRM			
Size (in b	oits):		1			
Default \	/alue	e:	0x00000	0000		
DWord	Bit					Description
0	0	Channe	l Mode			
		Project	:		Α	All .
		Format	:		E	numeration
				•		ded: a SIMD8 or SIMD16 Dword channel serial view of a
		register,	r, and a SIMD4x2 view of a register.			
		Value	lue Name Description			
		0	Oword All 4 Dwords are read			r written if one or more of these channels are enabled
		1	Dword	Each Dword is read	or w	vritten only if its corresponding channel is enabled.

Clock Gating Disable Format

	Clock Gating Disable Format						
Project:		BDW	BDW				
Source:		PRM					
Size (in bits):		1	1				
Default Value: 0x00000000							
DWord	Bit		Description				
0	0	Clock_Gate_Disable					
		Value	Name	Description			
		0b	Enable	Clock gating controlled by unit logic			
		1b	Disable	Disable clock gating function			



Clock Gating Disable Format

Clock Gating Disable Format										
Project:		LPT								
Source:		PRM								
Size (in bits):		1	1							
Default Value:		0x0000000								
DWord	Bit	Description								
0	0	Clock Gate Disable								
		Value	Name	Description						
		0b	Enable	Clock gating controlled by unit enabling logic						
		1b	Disable	Disable clock gating function						



COLOR_CALC_STATE

COLOR_CALC_STATE

Project: BDW Source: PRM Size (in bits): 192

This definition applies to [BDW] devices. It is pointed to by a field in 3DSTATE_CC_STATE_POINTERS, and stored at a 64-byte aligned boundary.

at a 04 Byte anglined boundary.										
DWord	Bit	Description								
0	31:24	Stencil Reference Value								
		Project	:		BDW					
		Format	:		U8.0					
		This field specifies the stencil reference value to compare against in the (front face) StencilTest								
		function.								
	23:16	BackFace Stencil Reference Value								
		Format		U8.0						
	4.5	This field specifies the stencil reference value to compare against in the StencilTest function.								
	15	Round Disable Function Disable Disables the round-disable function of the color calculator.								
		Value	Name	Description						
		0	Cancelled	Dithering is cancelled based on the data used by blend to avoid drift.						
		1	Not Cancelled	Dithering is NOT cancelled.						
	14:1	Reserved								
	14.1	Format: MBZ								
	0				IVIDZ					
	0	Alpha Test Format This field selects the format for Alpha Reference Value and the format in which Alpha Test is								
		performed.								
		Va	lue	Name		Description				
		0h	ALPHA	TEST_UNORM8		UNorm8				
		1h	ALPHA	TEST_FLOAT32		Float32				
		Programming Notes								
		Alpha-test format is independent of RT format. When PS outputs UNIT/SINT alpha-value, it will								
	be treated as IEEE 32bit float number for the purpose of alpha-test.									
1	31:0	Alpha Reference Value As UNORM8								
		Exists I	f: [Alpha	Test Format] == 'ALPHATEST_UNORM8'						
		Format	:: UNORI	UNORM8 Upper 24 bits MBZ						
		This field specifies the alpha reference value to compare against in the Alpha Test function.								



	COLOR_CALC_STATE							
	31:0	Alpha Refer	Alpha Reference Value As FLOAT32					
		Exists If:	[Alpha Test Format] == 'ALPHATEST_FLOAT32'					
		Format:	IEEE_Float					
		This field sp	ecifies the alpha reference value to compare against in the Alpha Test function.					
2	31:0	Blend Const	ant Color Red					
		Format:	IEEE_Float					
		This field sp	ecifies the Red channel of the Constant Color used in Color Buffer Blending.					
3	31:0	Blend Const	ant Color Green					
		Format:	IEEE_Float					
		This field sp	ecifies the Green channel of the Constant Color used in Color Buffer Blending.					
4	31:0	Blend Const	ant Color Blue					
		Format:	IEEE_Float					
		This field sp	This field specifies the Blue channel of the Constant Color used in Color Buffer Blending.					
5	31:0	Blend Const	ant Color Alpha					
		Format:	IEEE_Float					
		This field sp	ecifies the Alpha channel of the Constant Color used in Color Buffer Blending.					



COLOR_PROCESSING_STATE - ACE State

COLOR PROCESSING	STATE -	ACE State
-------------------------	---------	------------------

Project: BDW Source: PRM Size (in bits): 416

Default Value: 0x00000068, 0x4C382410, 0x9C887460, 0xEBD8C4B0, 0x604C3824, 0xB09C8874,

0x00000000

This state structure contains the ACE state used by the color processing function. It corresponds to DW29..DW41 of the Color Processing State.

of the Color	Processin	g State.					
DWord	Bit	Description					
0	31:7	Reserved					
		Format:		MBZ			
	6:2	Skin Threshold					
		Format:			U5		
		Used for Y analysis (min/max) for p	ixels which are high	her th	nan skin th	reshold.	
		Value			Name		
		1-31					
		26	[Default]				
	1	Full Image Histogram					
		Default Value:			0		
	0	Format: Enable					
		Used to ignore the area of interest for full image histogram.					
		ACE Enable					
		Format:	Enable	9			
1	31:24	Υ3					
		Default Value:				76	
		Format:				U8	
		The value of the y_pixel for point 3 in PWL.					
	23:16	Y2					
		Default Value:				56	
		Format:		U8			
		The value of the y_pixel for point 2 in PWL.					
	15:8	Y1				, ,	
		Default Value:				36	
		Format:				U8	
		The value of the y_pixel for point 1 in PWL.					



	7:0	Ymin				
		Default Value:		16		
		Format:		U8		
		The value of the y_pixel for point 0 in PWL.		1		
2	31:24	<u>Y</u> 7				
		Default Value:	15	56		
		Format:	U	8		
		The value of the y_pixel for point 7 in PWL.				
	23:16	Y6				
		Default Value:	13	36		
		Format:	U	8		
		The value of the y_pixel for point 6 in PWL.				
	15:8	Y5				
		Default Value:	11	L6		
		Format:	U	8		
		The value of the y_pixel for point 5 in PWL.				
7:0		Y4				
		Default Value:		96		
		Format:		U8		
		The value of the y_pixel for point 4 in PWL.				
3	31:24	Ymax				
		Default Value:	23	35		
		Format:	U	8		
		The value of the y_pixel for point 11 in PWL.				
	23:16	Y10				
		Default Value:	21	L6		
		Format:	U	8		
		The value of the y_pixel for point 10 in PWL.				
	15:8	Y9				
		Default Value:	19			
		Format:	U	8		
		The value of the y_pixel for point 9 in PWL.				
	7:0	Y8	ı			
		Default Value:	17			
		Format:	U	8		
		The value of the y_pixel for point 8 in PWL.				
4	31:24	B4		1		
		Default Value:		96		
		Format: The value of the bias for point 4 in PWL.		U8		



	23:16	В3					
		Default Value:		76			
		Format:		U8			
		The value of the bias for point 3 in PWL.		·			
	15:8	B2					
		Default Value:		56			
		Format:		U8			
		The value of the bias for point 2 in PWL.		<u>,</u>			
	7:0	B1					
		Default Value:		36			
		Format:		U8			
		The value of the bias for point 1 in PWL.		<u>,</u>			
5	31:24	В8					
		Default Value:		176			
		Format:		U8			
		The value of the bias for point 8 in PWL.					
	23:16	B7					
		Default Value:		156			
		Format:		U8			
		The value of the bias for point 7 in PWL.					
	15:8	B6					
		Default Value:		136			
		Format:		U8			
		The value of the bias for point 6 in PWL.					
	7:0	B5					
		Default Value:		116			
		Format:		U8			
		The value of the bias for point 5 in PWL.					
6	31:16	Reserved					
		Format:	MBZ				
	15:8	B10					
		Default Value:		216			
		Format:		U8			
		The value of the bias for point 10 in PWL.		1			
	7:0	В9					
		Default Value:		196			
		Format:		U8			
		The value of the bias for point 9 in PWL.					
7	31:27	Reserved					



		COLOR DROCESSIN	IG_STATE - ACE State				
	26:16	S1	IO_STATE - ACE State				
	20.10	Format:	U1.10				
			t 1 in PWL. The default is 1024/1024.				
	15:11	Reserved					
		Format:	MBZ				
	10:0	SO					
		Format:	U1.10				
		The value of the slope for poin	t 0 in PWL. The default is 1024/1024.				
8	31:27	Reserved					
		Format:	MBZ				
	26:16	S3					
		Format:	U1.10				
		The value of the slope for poin	3 in PWL. The default is 1024/1024.				
	15:11	Reserved					
		Format:	MBZ				
	10:0	S2					
		Format:	U1.10				
		The value of the slope for poin	2 in PWL. The default is 1024/1024.				
9	31:27	Reserved					
		Format:	MBZ				
	26:16	\$5					
		Format:	U1.10				
		The value of the slope for poin	t 5 in PWL. The default is 1024/1024.				
	15:11	Reserved					
		Format:	MBZ				
	10:0	S4					
		Format:	U1.10				
		The value of the slope for poin	4 in PWL. The default is 1024/1024.				
10	31:27	Reserved					
		Format:	MBZ				
	26:16	S7					
		Format:	U1.10				
		The value of the slope for point 7 in PWL. The default is 1024/1024.					
	15:11	Reserved					
		Format:	MBZ				
	10:0	S6					
		Format:	U1.10				
		The value of the slope for poin	t 6 in PWL. The default is 1024/1024.				
11	31:27	Reserved					



COLOR_PROCESSING_STATE - ACE State							
	26:16	S9					
		Format:	U1.10				
		The value of the slope for point 9 in PWL. The def	ault is 1024/1024.				
	15:11	Reserved					
		Format:	MBZ				
	10:0	58					
		Format:	U1.10				
		The value of the slope for point 8 in PWL. The def	ault is 1024/1024.				
12	31:11	Reserved					
		Format:	MBZ				
	10:0	S10					
		Format: U1.10					
		The value of the slope for point 10 in PWL. The de	fault is 1024/1024.				



COLOR_PROCESSING_STATE - CSC State

	DDACECCINI	·	
			(\ \tata
COLOR	PROCESSING	I JIAIL -	Coc otate

Project: BDW Source: PRM Size (in bits): 288

0x0000000, 0x00000000, 0x00000000

This state structure contains the CSC state used by the color processing function. It corresponds to DW55..DW63 of the Color Processing State.

DWord	Bit	Description						
0	31:29	Reserved						
		Format:			MBZ			
	28:16	C1						
		Default Value: 0						
		Format:	S2.10	2's comp	olement			
		Transform coefficient	<u>.</u>				-	
	15:3	C0						
		Default Value:	1024					
		Format:	S2.10	2's comp	olement			
		Transform coefficient	Transform coefficient					
	2	YUV_IN						
		Default Value:				0		
		Format:				YUV		
		CSC input offset enable.						
	1	YUV_OUT						
		Default Value:				0		
		Format:				RGB		
		CSC output offset enable					-	
	0	Transform Enable						
		Format:		Ena	ble			
1	31:26	Reserved			-			
		Format:			MBZ			
	25:13	C3						
		Default Value:	0					
		Format:	S2.10	2's comp	olement			
		Transform coefficient.				•		



	12:0	C2			
		Default Value:	0		
		Format:	S	2.10 2's complement	
		Transform coefficient.			
2	31:26	Reserved			
		Format:		MBZ	
	25:13	C5			
		Default Value:	0		
		Format:	S	2.10 2's complement	
		Transform coefficient.			
	12:0	C4			
		Default Value:	10)24	
		Format:	S	2.10 2's complement	
		Transform coefficient.			
3	31:26	Reserved			
		Format:		MBZ	
	25:13	C7			
		Default Value:	0		
		Format:	S2.10 2's complement		
		Transform coefficient.			
	12:0	C6			
		Default Value:	0		
		Format:	S	2.10 2's complement	
		Transform coefficient.			
4	31:13	Reserved			
		Format:		MBZ	
	12:0	C8			
		Default Value:	1	204	
		Format:	S	2.10 2's complement	
		Transform coefficient.	·		
5	31:20	Reserved			
		Format:		MBZ	
	19:10	Offset out 1			
		Default Value:		0	
		Format:		S9 2's complement	



	СО	LOR_PRO	CESSING	S_STA	ATE - CSC	State	
	9:0	Offset In 1					
		Default Value:		0			
		Format:	Format: S9 2's co		S9 2's comple	ment	
		Offset in for \	Y/R.				
6	31:20	Reserved					
		Format:				MBZ	
	19:10	Offset out 2					
		Default Value	e :		0		
		Format:			S9 2's comple	ment	
		Offset out for	r U/G.				
	9:0	Offset in 2					
		Default Value:			0		
		Format:			S9 2's comple	ment	
		Offset in for U	J/G.				
7	31:20	Reserved					
		Format:				MBZ	
	19:10	Offset out 3					
		Default Value	<u>e:</u>		0		
		Format:			S9 2's comple	ment	
		Offset out for	r V/B.				
	9:0	Offset in 3					
		Default Value	<u>:</u>		0		
		Format:			S9 2's comple	ment	
		Offset in for \	V/B.		•		
8	31:17	Reserved					
		Format:				MBZ	
	16	Alpha from State Select					
		Format: U1 Enumerated Type					
		Value	Name Description				
		0	Alpha is taken from message				
		1 Alpha is taken from state					
	15:0	Color Pipe Al	pha				
		Format:				U16	



COLOR_PROCESSING_STATE - PROCAMP State

COLOR_PROCESSING_STATE - PROCAMP State

Project: BDW Source: PRM Size (in bits): 64

Default Value: 0x00020001, 0x01000000

This state structure contains the PROCAMP state used by the color processing function. It corresponds to DW53..DW54 of the Color Processing State.

DWord	Bit	Description					
0	31:28	Reserved					
		Format:		MBZ			
	27:17	Contrast					
		Default Value:			1		
		Format:			U4.7		
		Contrast magnitude.					
	16:13	Reserved: MBZ					
	12:1	Brightness	Brightness				
		Default Value:	0	0			
		Format:	S7.4 2's comp	S7.4 2's complement			
		Brightness magnitude.					
	0	PROCAMP Enable		ı			
		Default Value: 1		1			
		Format:		Ena	ble		
1	31:16	Cos_c_s					
		Default Value:	256				
		Format:	S7.8 2's comp	S7.8 2's complement			
		UV multiplication cosine factor.					
	15:0	Sin_c_s					
		Default Value:	0	0			
		Format:	S7.8 2's complement				
		UV multiplication sine f	actor.				



COLOR_PROCESSING_STATE - STD/STE State

	CO	LOR_PROCES	SSING_STATE - S	STD/STE Sta	te			
Project:	ВГ	OW						
Source:	PF	RM						
Size (in bits):	92	28						
Default Value:	0x 0x 0x	(D82E0000, 0x8285EC (00008CC8, 0x000000 (1C180000, 0x000000	00, 0x00001180, 0xFE2F2E0 CEC, 0x00008282, 0x000000 00, 0x01478000, 0x0007C3 00, 0x00000000, 0x0000000 00, 0x00000000, 0x0000000	00, 0x02117000, 0xA 00, 0x00000000, 0x0 00, 0x0007CF80, 0x0	438 000	FEC96, 00000,		
This state stru	ucture con	tains the STD/STE sta	te used by the color proces	ssing function.				
DWord	Bit		Descript	ion				
0	31:24	V_Mid			1			
		Default Value:			154	4		
		Format:	U8					
		Rectangle middle-point V coordinate						
	23:16	U_Mid		1				
		Default Value:	110	0				
		Format:			U8			
		Rectangle middle-p						
	15:10	Hue Max						
		Default Value:				14		
		Format:				U6		
		Rectangle half width						
	9:4	Sat Max				24		
		Default Value:				31		
		Format:	rl-			U6		
		Rectangle half lengt	tn.					
	3	Reserved Format:		MBZ				
		L		IVIDZ				
	2	Output Control		Nessee				
		Value	0	Name				
		0	Output Pixels [Default]					
		1	Output STD Decisions					
	1	STE Enable				1		
		Format:		Enable				
	0	STD Enable						
		Format:		Enable				
1	31	Reserved						
		Format:		MBZ				



	30:28	Diamond Margin						
		Default Value:				4		
		Format:				U3		
	27:21	Diamond du						
		Default Value:		0				
		Format:		S6 2's compl	ement			
		Rhombus center shi	ft in the sat-dire	ction, relative t	o the rectangle	center.		
	20:18	HS Margin						
		Default Value:				3		
		Format:				U3		
	17:10	Cos(α)						
		Format:	The default is 79/128					
		The default is 79/12						
	9:8	Reserved						
		Format:	in(α)					
	7:0	Sin(α)						
		Format:						
		The default is 101/128						
2	31:21	Reserved						
		Format:			MBZ			
	20:13	Diamond Alpha						
		Format:			U2.6			
		1 / tan(β) The defau	lt is 100/64					
	12:7	Diamond Th						
		Default Value:				35		
		Format:				U6		
		Half length of the rh	ombus axis in th	ne sat-direction	1.			
	6:0	Diamond dv						
		Default Value:		0				
		Format:		S6 2's compl	ement			
3	31:24	Y_point_3						
		Default Value:				254		
		Format:				U8		
		Third point of the Y	piecewise linear	membership for	unction.			
	23:16	Y_point_2						
		Default Value:				47		
		Format:				U8		



	15:8	Y_point_1						
		Default Value:					46	
		Format:				U8		
		First point of th	e Y piecewise linear me	mbersh	nip function.		•	
	7	VY_STD_Enable						
		Format:			Enable			
		Enables STD in	the VY subspace.		1			
	6:0	Reserved						
		Format:			MBZ			
4	31:18	Reserved						
		Format:			MBZ			
	17:13	Y_Slope_2						
	17.13	Format:			U2.3			
			Slope between points Y3 and Y4. The default is 31/8.					
	12:8	Y_Slope_1	<u>'</u>					
		Format: U2.3						
		Slope between points Y1 and Y2. The default is 31/8.						
	7:0	Y_point_4						
		Default Value:				25	55	
		Format:				U	 8	
		Fourth point of	the Y piecewise linear r	nembe	rship function	<u> </u>		
5	31:16	INV_skin_types_margin						
		Format:			U0.16			
		1/(2* Skin_types	s_margin)		1			
		Value	Name		Des	cripti	on	
		20	[Default]	Sk	in_Type_margin			
	15:0	Inverse Margin	VYL					
		Format:			U0.16			
		1 / Margin_VYL	The default is 3300/655	536				
6	31:24	P1L						
		Default Value:				2:	16	
		Format:				U	8	
		Y Point 1 of the	lower part of the detec	tion P\	NLF.	I		
	23:16	POL						
		Default Value:					46	
		Format:					U8	
		Y Point 0 of the	lower part of the detec	tion P\	NLF.			
	15:0	Inverse Margin	VYU					
		Format:			U0.16			



	CO	LOR_PROCESSING_STATE - STD/S	TE State			
7	31:24	B1L				
		Default Value:	130			
		Format:	U8			
		V Bias 1 of the lower part of the detection PWLF.				
	23:16	BOL				
		Default Value:	133			
		Format:	U8			
		V Bias 0 of the lower part of the detection PWLF.				
	15:8	P3L				
		Default Value:	236			
		Format:	U8			
		Y Point 3 of the lower part of the detection PWLF.				
	7:0	P2L				
		Default Value:	236			
		Format:	U8			
		Y point 2 of the lower part of the detection PWLF.	,			
8	31:27	Reserved				
		Format: M	BZ			
	26:16	SOL				
		Format: S2.8 2's complement				
		Slope 0 of the lower part of the detection PWLF. The default is -5/256.				
	15:8	B3L				
		Default Value:	130			
		Format:	U8			
		V Bias 3 of the lower part of the detection PWLF.				
	7:0	B2L				
		Default Value:	130			
		Format:	U8			
		V Bias 2 of the lower part of the detection PWLF.				
9	31:22	Reserved				
		Format: M	BZ			
	21:11	S2L				
		Format: S2.8 2's complement				
		Slope 2 of the lower part of the detection PWLF. The de	efault is 0/256.			
	10:0	S1L				
		Format: S2.8 2's complement				
		Slope 1 of the lower part of the detection PWLF. The de	efault is 0/256.			



10	31:27	PROCESSING_STATE - STD/STE State Reserved				
10	31:27	Format:	MBZ			
		TOTTIAL.	IVIDZ			
	26:19	P1U				
		Default Value:		66		
		Format:		U8		
		Y Point 1 of the upper part of the detection PWL	.F.			
	18:11	POU		1		
		Default Value:		46		
		Format:		U8		
		Y Point 0 of the upper part of the detection PWL	.F.			
	10:0	S3L				
		Format: S2.8 2's complement				
11	31:24	Slope 3 of the lower part of the detection PWLF. B1U	The detault is 0/2	۷۵۵.		
11	31:24	Default Value:		163		
		Format:		U8		
		V Bias 1 of the upper part of the detection PWLF	<u> </u>	08		
	23:16	BOU	•			
	25.10	Default Value:		143		
		Format:		U8		
		V Bias 0 of the upper part of the detection PWLF		00		
	15:8	P3U	<u> </u>			
		Default Value:		236		
		Format:		U8		
		Y Point 3 of the upper part of the detection PWLF.				
	7:0	P2U				
		Default Value:		150		
		Format:		U8		
		Y Point 2 of the upper part of the detection PWLF.				
12	31:27	Reserved				
		Format:	MBZ			
	26:16	SOU				
		Format: S2.8 2's complement				
		Slope 0 of the upper part of the detection PWLF	. The default is 25	6/256.		
	15:8	B3U				
		Default Value:		140		
		Format:		U8		



		LOR_PROCE	-551	140_517	AIL - SII			
	7:0	B2U Default Value:					200	
		Format:			ti D\A/I F		U8	
4.2	24.22	V Bias 2 of the up	per pa	rt of the det	ection PWLF.			
13	31:22	Reserved				1407		
		Format:				MBZ		
	21:11	S2U		1				
		Format:		S2.8 2's co				
		Slope 2 of the up	per par	t of the dete	ection PWLF. 1	The default is -1	.79/256.	
	10:0	S1U		1				
		Format:	S2.8 2's complement per part of the detection PWLF. The default is -113/256.					
		1	.13/256.					
14	31:28	Reserved						
		Format:				MBZ		
	27:20	Skin Types Margi	in					
		Default Value:				20		
		Format:					U8	
		Skin types Y margin.						
	19:12	Skin Types Thres	h					
		Default Value:					120	
		Format:					U8	
		Skin types Y threshold.						
	11	Skin Type Enable)					
		Format:			Ena	ble		
		Treat differently b	oright a	nd dark skir	types.	T		
		Value		Nan	ne	De	escription	
		0	[De	fault]		Disable		
	10:0	S3U						
		Format:		S2.8 2's co	mplement			
		Slope 3 of the up	per par	t of the dete	ection PWLF. 1	he default is 0/	/256.	
15	31	Reserved						
		Format: MBZ						
	30:21	SATB1						
	33.22	Format:		S7.2 2's co	mplement			
		Format: S7.2 2's complement First bias for the saturation PWLF (bright skin). The default is -8/4.						
	20:14	SATP3		,	<u> </u>	, -		
		Default Value:			31			
		Format:			S6 2's comp	lement		
		Third point for the	a catur	ation DIVI E				



	13:7	SATP2						
		Default Value:			6			
		Format:			S6 2's comple	ement		
		Second point for t	he saturatio	n PWLF	(bright skin).			
	6:0	SATP1						
		Format:	S6	2's com	plement			
		First point for the	saturation P	WLF (bi	right skin). The	e default is -6.		
L6	31	Reserved						
		Format:				MBZ		
	30:20	SATS0						
		Format:				U3.8		
		Zeroth slope for the saturation PWLF (bright skin). The default is 297/256.						
	19:10	SATB3						
		Format: S7.2 2's complement						
		Third bias for the s	default is 124/4.					
	9:0	SATB2						
		Format:			nplement			
		Second bias for th	e saturation	PWLF ((bright skin). T	he default is 8/4.		
L7	31:22	Reserved						
		Format:				MBZ		
	21:11	SATS2				1		
		Format:				U3.8		
		Second slope for t	he saturatio	n PWLF	(bright skin).	The default is 297/256.		
	10:0	SATS1						
		Format:				U3.8		
		·	saturation P	WLF (b	right skin). The	e default is 85/256.		
L8	31:25	HUEP3						
		Default Value:			14			
		Format:			S6 2's comple	ement		
		Third point for the	hue PWLF ((bright s	skin)			
	24:18	HUEP2						
		Default Value:			6			
		Format:			S6 2's comple	ement		
		Second point for t	he hue PWL	.F (brigh	nt skin)			
	17:11	HUEP1						
		Format:	56	2's com	plement			



	10:0	SATS3				
		Format:			U3.8	
		Thrid slope for th	ne saturation PWLF (bright skin). The	default is 256/256.	
19	31:30	Reserved				
		Format:			MBZ	
	20.20	LUIEDO				
	29:20	HUEB3 Format:	\$7.2.2's cor	mplomont		
			S7.2 2's cor hue PWLF (bright s	•	is 56//	
	19:10	HUEB2	ender WEI (bright 3	kiii). Tile deladit	13 30/4.	
	19.10	Format:	S7.2 2's cor	mnlement		
			the hue PWLF (bright		ılt is 8/4	
	9:0	HUEB1				
		Format:	S7.2 2's cor	mplement		
			hue PWLF (bright sk	•	s -8/4.	
20	31:22	Reserved	-			
		Format:			MBZ	
	21:11	HUES1				
		Format:			U3.8	
		First slope for the	First slope for the hue PWLF (bright skin) The default is 85/256.			
	10:0	HUES0				
		Format:			U3.8	
		Zeroth slope for	the hue PWLF (brigh	nt skin) The defa	ult is 384/256.	
21	31:22	Reserved				
		Format:			MBZ	
	21:11	HUES3				
		Format:			U3.8	
		Third slope for th	ne hue PWLF (bright	skin) The defaul	t is 256/256.	
	10:0	HUES2				
		Format:			U3.8	
		Second slope for	the hue PWLF (brig	ht skin) The defa	ault is 384/256.	
22	31	Reserved				
	30:21	SATB1_DARK				
		Format:	S7.2 2's cor	nplement		
		First bias for the	saturation PWLF (da	rk skin) The defa	ault is 0/4.	
	20:14	SATP3_DARK		1		
		Default Value:		31		
		Format:		S6 2's complen	nent	
		Third point for th	ne saturation PWLF (dark skin)		
	13:7	SATP2_DARK				



	CO	LOR_PROCE	SSING_STA	ATE - STD	/STE State		
		Default Value:		31			
		Format:		S6 2's comple	ement		
		Second point for the	ne saturation PWI	<u>-</u>			
	6:0	SATP1_DARK					
		Format:	:: S6 2's complement				
		First point for the s	saturation PWLF (dark skin). The o	default is -11.		
23	31	Reserved					
		Format:			MBZ		
	30:20	SATS0_DARK					
		Format:			U3.8		
		Zeroth slope for th	e saturation PWL	F (dark skin). Th	e default is 397/256.		
	19:10	SATB3_DARK					
		Format:	S7.2 2's co	mplement			
		Third bias for the s	lefault is 124/4.				
	9:0	SATB2_DARK					
		Format: S7.2 2's complement					
		Second bias for the	Second bias for the saturation PWLF (dark skin). The default is 124/4.				
24	31:22	Reserved					
		Format:			MBZ		
	21:11	SATS2_DARK					
		Format:			U3.8		
		Second slope for the saturation PWLF (dark skin). The default is 256/256.					
	10:0	SATS1_DARK					
		Format:			U3.8		
		First slope for the saturation PWLF (dark skin). The default is 189/256.				_	
25	31:25	HUEP3_DARK					
		Default Value:		14			
		Format:		S6 2's comple	ement		
		Third point for the hue PWLF (dark skin).					
	24:18	HUEP2_DARK					
		Default Value:		2			
		Format: S6 2's complement			ement		
		Third point for the	hue PWLF (dark s	skin).			
	17:11	HUEP1_DARK					
		Default Value:		0			
		Format:		S6 2's comple	ement		
		Third point for the	hue PWLF (dark s	kin).			



	CO	LOR_PROCESS	SING_STATE - STD	/STE State	
	10:0	SATS3_DARK			
		Format:		U3.8	
		Third slope for the sa	turation PWLF (dark skin). The	default is 256/256.	
26	31:30	Reserved			
		Format:		MBZ	
	29:20	HUEB3_DARK			
		Format:	S7.2 2's complement		
			PWLF (dark skin). The default	is 56/4.	
	19:10	HUEB2_DARK	T		
		Format:	S7.2 2's complement	li i a (d	
		Second bias for the h	ilt is 0/4.		
	9:0	HUEB1_DARK			
		Format:	S7.2 2's complement	0.44	
27	24.22	_	PWLF (dark skin). The default is	s 0/4.	
27	31:22	Reserved		MBZ	
		Format:		IVIDZ	
	21:11	HUES1_DARK		Luce	
		Format:	DAUE (I I I I) TI I I I I I	U3.8	
	10.0	· ·	e PWLF (dark skin). The default	IS U/256.	
	10:0	HUESO_DARK		112.0	
		Format:	aug DMLE (dark skip). The defa	U3.8	
28	31:22	Reserved	nue PWLF (dark skin). The defa	uit is 230/230.	
20	31.22	Format:		MBZ	
	24.44			IVIDZ	
	21:11	HUES3_DARK		Tup 0	
		Format:	La DIA/I E (dark skip). The defect	U3.8	
	10.0	•	e PWLF (dark skin). The defaul	11 15 230/230.	
	10:0	HUES2_DARK Format:		U3.8	
			hue PWI F (dark skin). The defe		
		Second slope for the hue PWLF (dark skin). The default is 299/256.			



COLOR_PROCESSING_STATE - TCC State

COLOR_PROCESSING_STATE - TCC State

Project: BDW Source: PRM Size (in bits): 352

Default Value: 0xDCDCDC00, 0xDCDCDC00, 0x1E34CC91, 0x3E3CCE91, 0x02E80195, 0x0197046B,

0x01790174, 0x00096000, 0x00000000, 0x03030000, 0x009201C0

This state structure contains the TCC state used by the color processing function. It corresponds to DW42..DW52 of the Color Processing State.

of the Color	Processi	ng State.			
DWord	Bit	Descript	tion		
0	31:24	SatFactor3			
		Default Value:	220		
		Format:		U1.7	
		The saturation factor for yellow.			
	23:16	SatFactor2			
		Default Value:		220	
		Format:		U1.7	
		The saturation factor for red.	The saturation factor for red.		
	15:8	SatFactor1		ı	
		Default Value:		220	
		Format:		U1.7	
		The saturation factor for magenta.			
	7	TCC Enable	ı		
		Format:	Enable		
	6:0	Reserved			
		Format:	MBZ		
1	31:24	SatFactor6			
		Default Value:		220	
		Format:		U1.7	
		The saturation factor for blue.			
	23:16	SatFactor5		ı	
		Default Value:		220	
		Format:		U1.7	
		The saturation factor for cyan.			
	15:8	SatFactor4			
		Default Value:		220	
		Format:		U1.7	
		The saturation factor for green.			
	7:0	Reserved			
		Format:	MBZ		



2	31:30	Reserved					
		Format:					
	29:20	Base Color 3					
		Default Value:		483			
		Format:		U10			
	19:10	Base Color 2					
		Default Value:		307			
		Format:		U10			
	9:0	Base Color 1					
		Default Value:		145			
		Format:		U10			
3	31:30	Reserved					
		Format: MBZ					
	29:20	Base Color 6					
		Default Value:		995			
		Format:		U10			
	19:10	Base Color 5					
		Default Value:		819			
		Format:		U10			
	9:0	Base Color 4					
		Default Value:		657			
		Format:		U10			
4	31:16	Color Transit Slope 23					
		Default Value:	744	4			
		Format:	U0	.16			
		The calculation result of 1 / (BC3 - BC2) [1/62]					
	15:0	Color Transit Slope 12					
		Default Value:	40!	5			
		Format:	U0	.16			
		The calculation result of 1 / (BC2 - BC1) [1/57]					
5	31:16	Color Transit Slope 45					
		Default Value:	407				
		Format:	U0	.16			
		The calculation result of 1 / (BC5 - BC4) [1/57]					
	15:0	Color Transit Slope 34	1				
		Default Value: Format:	113 U0				



6	31:16	Color Transit Slope 61				
		Default Value:		377		
		Format:		U0.16		
		The calculation result of 1 / (BC1 - BC6) [1/62]				
	15:0	Color Transit Slope 56		,		
		Default Value:		372		
		Format:		U0.16		
		The calculation result of 1 / (BC6 - BC5) [1/62]]			
7	31:22	Color Bias 3				
		Default Value:		0		
		Format:		U2.8		
		Color bias for BaseColor3.				
	21:12	Color Bias 2				
		Default Value:	150			
		Format: U2.8				
		Color bias for BaseColor2.				
	11:2	Color Bias 1				
		Default Value:		0		
		Format:		U2.8		
		Color bias for BaseColor1.				
	1:0	Reserved				
		Format:	MBZ			
8	31:22	Color Bias 6				
		Default Value:		0		
		Format:		U2.8		
		Color bias for BaseColor6.				
	21:12	Color Bias 5				
		Default Value:		0		
		Format:		U2.8		
		Color bias for BaseColor5.				
	11:2	ColorBias4				
		Default Value:		0		
		Format:		U2.8		
		Color bias for BaseColor4.				
	1:0	Reserved				
		Format:	MBZ			
9	31	Reserved				
	31	Format:	MBZ			



		COLOR_PROCESSIN	IG_STATE - T	CC S	tate			
	30:24	UV Threshold						
		Default Value:		3				
		Format:				U7		
		Low UV threshold.						
	23:19	Reserved						
		Format:	MBZ					
	18:16	UV Threshold Bits						
		Default Value:				3		
		Format:				U3		
		Low UV transition width bits.				1		
	15:13	Reserved						
		Format:	MBZ					
	12:8	STE Threshold						
		Default Value:				0		
		Format:				U5		
		Skin tone pixels enhancement th	reshold.			•		
	7:3	Reserved						
		Format: MBZ						
	2:0	STE Slope Bits						
		Default Value:			0			
		Format:				U3		
		Skin tone pixels enhancement slope bits.						
10	31:16	Inverse UVMax Color						
		Default Value:	Default Value: 146					
		Format: U0.1			U0.16			
		1 / UVMaxColor. Used for the SFs2 calculation.						
	15:9	Reserved	Reserved					
		Format:						
	8:0	UVMax Color						
		Default Value:			4	48		
		Format:			l	J9		
		The maximum absolute value of	the legal UV pixels. U	Jsed for	the SFs2	calculation.		



Color Calculator State Pointer Message Header Control

МН	MHC_RT_CCSP - Color Calculator State Pointer Message Header								
	Control								
Project:		BDW							
Source:		PRM							
Size (in b	oits):	32							
Default \	/alue:	0x00000000							
DWord	Bit	Description							
0	31:6	Color Calculator State P	ointer						
		Project:	All						
		Format:	GeneralStateOffset[31:6]						
		Specifies the 64-byte aligned point to the color calculator state. This pointer is relative to the General State Base Address.							
	5:0	Reserved							
		Project:		All					
		Format:		Ignore					
		Ignored							

Color Code Message Header Control

	N	MHC_RT_CC - Color Code Messa	age Head	er Control			
Project:		BDW					
Source:		PRM					
Size (in b	oits):	32					
Default \	√alue:	0x0000000					
DWord	Bit	Descript	ion				
0	31:10	Reserved					
		Project:	All				
		Format:	Ignore				
		Ignored					
	9:8	Color Code					
		Project:	All				
		Format:		U2			
		This ID is assigned by the Windower unit and is use HW implementation use	ed to track sync	hronizing events. Reserved for			
7:0 FFTID							
Project:			All				
		Format:		U8			
		This ID is assigned by the fixed function unit and is to free up resources used by the thread upon thread	•	ifier for the thread. It is used			



Context Descriptor Format

		Context Descriptor Format						
Project:		BDW						
Source:		PRM						
Size (in bits): 64								
Default V	/alue:	0x00000020, 0x00000000						
This is th	ne forn	nat of context descriptors which make up submitted execlists.						
DWord	Bit	Description						
0	63:32	Context ID Context ID is a unique field assigned by GFX driver when a new context is created by which it is identified across all hierarchies of SW and HW. Context ID is used for semaphore signaling by hardware and software. Context ID matching is used by hardware to detect Lite Restore. Context ID is used by hardware for page fault reporting and response with IOMMU. Context switch reason and the associated Context ID are reported to Context Switch Status Buffer by hardware on a context switch. Context ID which is a 32 bit field is further divided in to three segments described below: Bits[63:55] (Bits 31:23 of Context ID) is referred to as GroupID. GroupId+PASID combination of a context must be a unique identifier for contexts that are active in the system. The definition of active context is listed as: Any Context that is already submitted to h/w or already running in h/w. Any Context that hit page faults, was preempted (didn't run to context complete), and is waiting to be resubmitted pending IOMMU "last in group" response. Any Context that has experienced reset but not all faults are responded to. Bit[54] (Bit 22 of Context ID) — MBZ for SW programming; this bit is used by hardware to distinguish between F&H vs F&S page requests and response messages to and from IOMMU. This bit is used by hardware on receiving page response to properly manage the page fault counters Bit[53] (Bit 21 of Context ID) — MBZ from SW programming, is reserved for future hardware use. Bits[52:32] (Bits 20:0 of Context ID) are for software use-only and must be unique field assigned by GFX driver when a new context is created.						
	31:12	Logical Ring Context Address (LRCA) Format: GraphicsAddress[31:12] This field contains the 4 KB-aligned address of the Logical Ring Context associated with this execlist element. LRCA must be always programmed in GGTT memory.						
	11:9	Reserved						
	5	Format: MBZ						
	8							



Context Descriptor Format 7:6 **Fault Handling BDW** Project: Source: RenderCS **Value** Name **Description** 0h Reserved Reserved 1h Reserved Reserved 2h Reserved Reserved 3h Reserved 7:6 Reserved **BDW** Project: Source: BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS Format: MBZ 5 Reserved 4:3 **Addressing Mode & Legacy Context** Project: **BDW** U2 Format: Legacy context set indicates GPU is operating in legacy context mode of operation and doesn't support any SVM features. Legacy context reset indicates GPU is operating in advanced context mode of operation and support SVM features. Based on the Context mode set Addressing mode is interpreted appropriately. The table below summarizes the combinations supported. GFX engine always uses 32b virtual addressing mode when translated using GGTT irrespective of below options. **Value** Name **Description** 00b Advanced GPU is enabled for advanced context mode and supports SVM features. Context with GPU DOESN'T support Access and Dirty bit management in page tables. GPU supports 64b(48bit canonical) PPGTT graphics virtual no A/D addressing. PDP0_DESCRIPTOR contains the PASID (process address support space identifier) and other PDP Descriptors are ignored. 01bLegacy Context GPU is enabled for legacy context mode of operation and DOESN'T with no 64 bit support any SVM features. GPU supports 32b PPGTT graphics virtual VA support addressing. PDP*_DESCRIPTOR contains the base address to 4GB of memory space supported. 10b Advanced GPU is enabled for advanced context mode and supports SVM features. Context with GPU DOES support Access and Dirty bit management in page tables. A/D support GPU supports 64b (48bit canonical) PPGTT graphics virtual addressing. PDP0_DESCRIPTOR contains the PASID (process address space identifier) and other PDP Descriptors are ignored. Legacy Context 11b GPU is enabled for legacy context mode of operation and DOESN'T with 64 bit VA support any SVM features. GPU supports 64b (48bit canonical) PPGTT graphics virtual addressing and PDP0_DESCRIPTOR contains the base support address to PML4 and other PDP Descriptors are ignored.



Context Descriptor Format

2 Force Restore

Setting this bit will force a context restore operation when switching to this context even if the LRCA in the CCID register (normally the LRCA of the last context from the prior execlist) matches this one.

Note that it is legal (and likely desirable) for the **Render Context Restore Inhibit** bit (part of the CTXT_SR_CTL register) in the context image being restored to also be set. The "ring" context is being forced to be restored from a newly initialized context despite a possible LRCA match. However, the render context for such a newly initialized context will likely be uninitialized and so should not be restored.

1 Force PD Restore

Setting this bit will cause the on-chip page directory to be reloaded from the PD image in memory even on an LRCA match. No other operations of context restore will occur on an LRCA match, however. Software should set this bit if it has updated a context's page directory and wants the context to begin using the new page directory without having to switch away from it (to another context) and back again. Setting this bit will have no effect if **Force Restore** is also set; a complete context restore (including the PD) will be performed.

0 Valid

Set if this register holds a valid context descriptor. SW should set this bit in the Element registers that it has set up to contain valid context descriptors. Any execlist elements that are not used in a submitted execlist must have this bit clear.



Context Status

		Context Status							
Project:		BDW							
Source:		PRM							
Size (in b	oits):	64							
Default \	Value:	0x00000000, 0x	k00000000						
DWord	Bit			Description					
0	63:32	Context ID							
		Format:			U32				
	31:20	Reserved							
		Format:			MBZ				
	19:16	Reserved							
		Project:			BDW				
		Format:			MBZ				
	15	Lite Restore							
		Format:		En	able				
		This bit is only valid only when Preempted bit is set. When set, this bit indicates that a given							
		context got preempted with the same context resulting in Lite Restore in HW.							
	14:12	i i							
		Project:	BDW						
		This indicates the display plane for which Wait on Scanline/V-Blank/Sync Flip has been executed leading to context switch. This field is only valid when one of the "Wait on Scanline" or "Wait on							
		Vblnak" or "Wait on sync Flip" is set. (Future - could remove the Sprites and move to bits 19:16)							
		Value Name							
		0h	Display P	Display Plane-A					
		1h	Display P	Display Plane-B					
		2h	Display P	Display Plane-C					
		3h	Display P	lane Sprite A					
		4h	Display P	lane Sprite B					
		5h	Display P	Display Plane Sprite C					
	11	Semaphore Wait Mo	ode						
		Value			Name				
		0h		Signal Mode					
		1h		Poll Mode					
	10:9	Reserved	Reserved						
		Format:			MBZ				
	8	Wait on Scanline							
	7	Wait on Semaphore							
	6	•							



Context Status						
Wait on Sync Flip						
Context Complete Element is completely processed (Head eqv to Tail) and resulted in a context switch.						
ACTIVE to IDLE Following this context switch there is no active element available in HW to execute						
Element Switch Context Switch happened from first element in the current execlist to the second element of the same execlist						
Preempted Submission of a new execlist has resulted in context switch. The switch is from element in current execlist to element in pending execlist						
IDLE to ACTIVE Execlist submitted when HW is IDLE. When this bit is set rest of the fields in CSQ are not valid.						

CSC COEFFICIENT FORMAT

COL	ENT		
<i>(() </i>		LINDI	
CULI			

Project: BDW Source: PRM Size (in bits): 16

Default Value: 0x00000000

Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each dword, the table below show the data packing in each dword.

DWord	Bit		Description					
0	15	Sign						
			Value		Name			
		0b			Positive			
		1b			Negative			
	14:12	Exponent_l Represente						
		Value Name			Description			
		110b	4	4 or ma	4 or mantissa is bb.bbbbbbb			
		111b	2	2 or mantissa is b.bbbbbbbbb				
		000b	1	1 or ma	ntissa is 0.bbbbbbbbbb			
		001b	0.5	0.5 or n	nantissa is 0.0bbbbbbbbbb			
		010b	0.25	0.25 or	mantissa is 0.00bbbbbbbbbb			
		011b	0.125	0.125 o	r mantissa is 0.000bbbbbbbbbb			
		Others	Reserved	Reserve	ed			
	11:3	Mantissa						
	2:0	Reserved						



Data Port 0 Message Types

MT_DP0 - Data Port 0 Message Types

Project: BDW

Source: DataPort 0

Size (in bits): 5

Default Value: 0x00000000

Lists all the Message Types in a Data Port 0 Message Descriptor [18:14]. The Legacy messages are encoded in Data Port 0 with Bit 18 set to zero. The Message Header is optional for many (but not all) of these operations. The Scratch Block messages are encoded in Data Port 0 with Bit 18 set to one. A Message Header is required.

			nessages are encoded in Data Port 0 with Bit 18 set to one. A Message Header is required.					
DWord	Bit		Description					
0	4	Legacy DAP-DC Message						
		Project	•		All			
		Format	: :		Enu	meration		
		Legacy	Message					
		Value	Name			Description		
		0h	No [Default]	Legacy DAP-E	OC M	essage		
		1h	Reserved	Scratch Block encoding	Scratch Block Message, descriptor uses different Message Type encoding			
	3:0	Messag	је Туре					
		Project:			All			
		Format			Enumeration			
			es type of me			1		
		Value		Name		Description		
		00h	MT0R_OV	VB [Default]		Oword Block Read message		
		01h	MT0R_OV	VUB		Unaligned Oword Block Read message		
		02h	MT0R_OV	MTOR_OWDB MTOR_DWS		Oword Dual Block Read message		
		03h	MT0R_DV			Dword Scattered Read message		
		04h	MT0R_BS			Byte Scattered Read message		
		07h	MT0_MEN	IFENCE		Memory Fence message		
		08h	MT0W_O	WB		Oword Block Write message		
		0Ah	MT0W_O	WDB		Oword Dual Block Write message		
		0Bh	MT0W_D\	WS		Dword Scattered Write message		
		0Ch	MT0W_BS	5		Byte Scattered Write message		
		Others	Reserved			Ignored		



Data Port 1 Message Types

MT_DP1 - Data Port 1 Message Types

Project: BDW

Source: DataPort 1

Size (in bits): 5

Default Value: 0x00000000

Lists all the Message Types in a Data Port 1 Message Descriptor [18:14]. Most surface and atomic operations, both typed and untyped, are encoded on Data Port 1. The Message Header is optional for many (but not all) of these operations. Most A64 Stateless operations are also encoded on Data Port 1. The Message Header is forbidden for all A64 messages on Data Port 1.

torbidden fo	r all A	A64 messages on Data Port 1.						
DWord	Bit		Description					
0	4:0	Message Type						
		Project:			All			
		Format:			Enumeration			
			s type of message					
		Value	Name		Description			
		00h	MT1R_T [Default]	Trans	pose Read message			
		01h	MT1R_US		ed Surface Read message			
		02h	MT1A_UI	Untyp	ed Atomic Integer Operation message			
		03h	MT1A_UI4x2	Untyp	ped Atomic Integer Operation SIMD4x2 message			
		04h	MT1R_MB	Media	a Block Read message			
		05h	MT1R_TS	Typed	l Surface Read message			
		06h	MT1A_TA	Typed	Typed Atomic Integer Operation message			
		07h	MT1A_TA4x2	Typed Atomic Integer Operation SIMD4x2 message				
		09h	MT1W_US	Untyped Surface Write mesage				
		0Ah	MT1W_MB	Media	a Block Write message			
		0Bh	MT1A_TC	Typed	Atomic Counter Operation message			
		0Ch	MT1A_TC4x2	Typed	Atomic Counter Operation SIMD4x2 message			
		0Dh	MT1W_TS	Typed	Surface Write message			
		10h	MT1R_A64_SB	A64 S	cattered Read message			
		11h	MT1R_A64_US	A64 U	Intyped Surface Read message			
		12h	MT1A_A64_UI	A64 U	Intyped Atomic Integer Operation message			
		13h	MT1A_A64_UI4x2	A64 U	Intyped Atomic Integer Operation SIMD4x2 message			
		14h	MT1R_A64_B	A64 B	lock Read message			
		15h	MT1W_A64_B	A64 B	lock Write message			
		19h	MT1W_A64_US	A64 U	Intped Surface Write message			
		1Ah	MT1W_A64_SB	A64 S	cattered Write message			
		1Bh	MT1A_UF	Untyp	ed Atomic Float Operation message			
		1Ch	MT1A_UF4x2	Untyp	ped Atomic Float Operation SIMD4x2 message			
		ICh	IVITIA_UF4XZ	Untyp	ned Atomic Float Operation SIMD4x2 message			



MT_DP1 - Data Port 1 Message Types						
	1Dh	MT1A_A64_UF	A64 Untyped Atomic Float Operation message			
	1Eh	MT1A_A64_UF4x2	A64 Untyped Atomic Float Operation SIMD4x2 message			
	Others	Reserved	Ignored			

Data Size Message Descriptor Control Field

MDC_DS - Data Size Message Descriptor Control Field							
Project:	ct: BDW						
Source:	PRM						
Size (in bits):	2						
Default Value: 0x00000000							
DWord	Bit	Description					
0	1:0	Data Size					
		Project:		All			
		Format:		Enumeration			
		Specifies the number of Bytes to be read or writt		e read or writter	י		
		Value	N	ame	Description		
		00h	В		1 Byte		
		01h	W		2 Bytes		
		02h	DW		4 Bytes		
		03h	Reserved		Reserved		



Display Engine Render Response Message Definition

Display Engine Render Response Message Definition

Project: BDW Source: PRM Size (in bits): 30

Default Value: 0x00000000

The Display Engine Render Response Registers use bit definitions from this table. See DE_RRMR definition for information on the render response.

Some events can be sent to CS (Render Command Streamer) or BCS (Blitter Command Streamer). For render response messages sending flip done or scanline events, the destination, CS or BCS, is selected depending on the initiator of the flip or the load scanline command. For render response messages sending vertical blank events, the destinations, CS or BCS, or both CS and BCS, is selected depending on the DE RR DEST setting.

events, the	destination	ons, CS or BCS, or both CS and BCS, is selected depending on the DE_RR_DEST setting.				
DWord	Bit	Description				
0	29	Reserved				
	28:23	Reserved				
	22	Reserved				
	21	Pipe_C_Start_of_Vertical_Blank_Event This event is reported on the start of the vertical blank of the transcoder attached to Pipe C.				
	20	Pipe_C_Sprite_Plane_Flip_Done_Event This event is reported on the completion of a flip for the Pipe C Sprite Plane.				
	19:16	Reserved				
	15	Pipe_C_Primary_Plane_Flip_Done_Event This event is reported on the completion of a flip for the Pipe C Primary Plane.				
	14	Pipe_C_Scanline_Event This event is reported on the start of the selected scan line for the transcoder attached to Pipe C.				
	13	Reserved				
	12	Reserved				
	11	Pipe_B_Start_of_Vertical_Blank_Event This event is reported on the start of the vertical blank of the transcoder attached to Pipe B.				
	10	Pipe_B_Sprite_Plane_Flip_Done_Event This event is reported on the completion of a flip for the Pipe B Sprite Plane.				
	9	Pipe_B_Primary_Plane_Flip_Done_Event This event is reported on the completion of a flip for the Pipe B Primary Plane.				
	8	Pipe_B_Scanline_Event This event is reported on the start of the selected scan line for the transcoder attached to Pipe B.				
	7:6	Reserved				
	5	Reserved				
	4	Reserved				



Display Engine Render Response Message Definition					
	3	Pipe_A_Start_of_Vertical_Blank_Event This event is reported on the start of the vertical blank of the transcoder attached to Pipe A.			
	2	Pipe_A_Sprite_Plane_Flip_Done_Event This event is reported on the completion of a flip for the Pipe A Sprite Plane.			
	1	Pipe_A_Primary_Plane_Flip_Done_Event This event is reported on the completion of a flip for the Pipe A Primary Plane.			
	0	Pipe_A_Scanline_Event This event is reported on the start of the selected scan line for the transcoder attached to Pipe A.			

Command Reference: Structures



DstRegNum

DstRegNum

Project: BDW Source: EuIsa Size (in bits): 8

Default Value: 0x00000000

Description

Register Number The register number for the operand. For a GRF register, is the part of a register address that aligns to a 256-bit (32-byte) boundary. For an ARF register, this field is encoded such that MSBs identify the architecture register type and LSBs provide the register number. An ARF register can only be dst or src0. Any src1 or src2 operands cannot be ARF registers. RegNum and SubRegNum together provide the byte-aligned address for the origin of a register region. RegNum provides bits 12:5 of that address. For one-source and two-source instructions, SubregNum provides bits 4:0. For three-source instructions, the address must be DWord-aligned; SubRegNum provides bits 4:2 of the address and bits 1:0 are zero. This field is present for the direct addressing mode and not present for indirect addressing. This field applies to both source and destination operands.

DWord	Bit	Description				
0	7:0	Destination Register Number				
		Value	Name	Description		
		0-127	If {Dst/Src0/Src1/Src2}.RegFile==GRF			
		0-0ffh	If {Dst/Src0/Src1/Src2}.RegFile==ARF	This field is used to encode the architecture register as well as providing the register number. See GEN Execution Environment chapter for details.		



DstSubRegNum

DstSubRegNum

Project: BDW Source: EuIsa Size (in bits): 5

Default Value: 0x00000000

Description

Subregister Number The subregister number for the operand. For a GRF register, is the byte address within a 256-bit (32-byte) register. For an ARF register, determines the sub-register number according to the specified encoding for the given architecture register. RegNum and SubRegNum together provide the byte-aligned address for the origin of a GRF register region. RegNum provides bits 12:5 of that address. For one-source and two-source instructions, SubregNum provides bits 4:0. For three-source instructions, the address must be DWord-aligned; SubRegNum provides bits 4:2 of the address and bits 1:0 are zero.

Programming Notes

Note: The recommended instruction syntax uses subregister numbers within the GRF in units of actual data element size, corresponding to the data type used. For example for the F (Float) type, the assembler syntax uses subregister numbers 0 to 7, corresponding to subregister byte addresses of 0 to 28 in steps of 4, the element size.

DWord	Bit		Description					
0	4:0	Destina	Destination Sub Register Number					
		Value	Name	Description				
		0-31	If {Dst/Src0/Src1/Src2}.RegFile==GRF					
		0-0ffh	If {Dst/Src0/Src1/Src2}.RegFile==ARF	This field is used to encode the architecture register as well as providing the register number. See GEN Execution Environment chapter for details.				



Dword Data Payload Register

	MD	CR_DW - Dword Data Payload	d Register			
Project:	BDV	I				
Source:	PRM					
Size (in bits):	256					
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit	Description				
0.0	31:0	Dword0				
		Project:	All			
		Format:	U32			
		Specifies the slot 0 data in this payload register				
0.1	31:0	Dword1				
		Project:	All			
		Format:	U32			
		Specifies the slot 1 data in this payload register				
0.2	31:0	Dword2				
		Project:	All			
		Format:	U32			
		Specifies the slot 2 data in this payload register				
0.3	31:0	Dword3				
		Project:	All			
		Format:	U32			
		Specifies the slot 3 data in this payload register				
0.4	31:0	Dword4				
		Project:	All			
		Format:	U32			
		Specifies the slot 4 data in this payload register				
0.5	31:0	Dword5				
		Project:	All			
		Format:	U32			
		Specifies the slot 5 data in this payload register				
0.6	31:0	Dword6				
		Project:	All			
		Format:	U32			
		Specifies the slot 6 data in this payload register				
0.7	31:0	Dword7				
		Project:	All			
		Format:	U32			
		Specifies the slot 7 data in this payload register				



Dword SIMD4x2 Atomic CMPWR Message Data Payload

MDP_AOP4X2_DW2 - Dword SIMD4x2 Atomic CMPWR Message Data Payload

Project: BDW Source: PRM Size (in bits): 256

Size (in bits):	256						
Default Value:		00, 0x00000000, 0x00 00, 0x00000000	0, 0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit			Descrip	tion		
0.0	31:0	Src0 Slot0	•				
		Project:		All			
		Format:		U32 S31 F	32		
		Specifies the Slot () Source 0 da	ta			
0.1	31:0	Src1 Slot0	1				
		Project:		All			
		Format:		U32 S31 F	32		
		Specifies the Slot (Source 1 da	lata			
0.2-0.3	63:0	Reserved					
		Project:		All			
		Format:			Ignore		
		Ignored					
0.4	31:0	Src0 Slot1					
		Project:		All			
		Format:		U32 S31 F32			
		Specifies the Slot 1 Source 0 data					
0.5	31:0	Src1 Slot1					
		Project:		All			
		Format:		U32 S31 F	32		
		Specifies the Slot 1 Source 1 data					
0.6-0.7	63:0	Reserved					
		Project:			All		
		Format:			Ignore		
		Ignored	Ignored				



Dword SIMD4x2 Atomic Operation Message Data Payload

MDP_AOP4X2_DW1 - Dword SIMD4x2 Atomic Operation Message **Data Payload**

Project: **BDW** Source: PRM Size (in bits): 256

Default Value:

	0x00000000, 0x00000000						
DWord	Bit	Description					
0.0	31:0	Dword0					
		Project: All					
		Format:		U32 S31 F3	32		
		Specifies the Slot () Source or Re	turn data			
0.1-0.3	95:0	Reserved					
		Project:			All		
		Format:			Ignore		
		Ignored					
0.4	31:0	Dword1					
		Project:		All			
		Format:		U32 S31 F3	32		
		Specifies the Slot 1	1 Source or Re	turn data			
0.5-0.7	95:0	Reserved					
	Project:		All				
		Format:			Ignore		
		Ignored					



Dword SIMD4x2 Data Payload

Project: BDW Source: PRM Source: P	MD	P_DW_	SIMD4X2 - Dword SIMD	4x2 Data Payload	
Size (in bits): 256	Project:	BDW			
Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000	Source:	PRM			
Dword Bit Description	Size (in bits):	256			
No. No.	Default Value:			000, 0x00000000, 0x00000000,	
Project:	DWord	Bit	Desc	ription	
Format:	0.0	31:0	Red Slot0		
Specifies the Slot 0 red channel data			Project:	All	
0.1 31:0			Format:	U32	
Project: All			Specifies the Slot 0 red channel data	,	
Format: U32	0.1	31:0	Green Slot0		
Specifies the Slot 0 green channel data			Project:	All	
0.2 31:0			Format:	U32	
Project: All			Specifies the Slot 0 green channel data	,	
Format: U32	0.2	31:0	Blue Slot0		
Specifies the Slot 0 blue channel data			Project:	All	
0.3 31:0 Alpha Slot0			Format:	U32	
Project:			Specifies the Slot 0 blue channel data		
Format: U32	0.3	31:0	Alpha Slot0		
Specifies the Slot 0 alpha channel data			Project:	All	
No.			Format:	U32	
Project:			Specifies the Slot 0 alpha channel data		
Format: U32	0.4	31:0	Red Slot1		
Specifies the Slot 1 red channel data			Project:	All	
0.5 31:0 Green Slot1 Project: All Format: U32 Specifies the Slot 1 green channel data 0.6 31:0 Blue Slot1 Project: All Format: U32 Specifies the Slot 1 blue channel data 0.7 31:0 Alpha Slot1 Project: Format: U32			Format:	U32	
Project: All			Specifies the Slot 1 red channel data		
Format: U32 Specifies the Slot 1 green channel data	0.5	31:0	Green Slot1		
Specifies the Slot 1 green channel data			Project:	All	
0.6 31:0 Blue Slot1 Project: All Format: U32 Specifies the Slot 1 blue channel data 0.7 31:0 Alpha Slot1 Project: All Format: U32			Format:	U32	
Project: All			Specifies the Slot 1 green channel data		
Format: U32	0.6	31:0	Blue Slot1		
Specifies the Slot 1 blue channel data 0.7 Alpha Slot1 Project: Format: U32			Project:	All	
0.7			Format:	U32	
Project: All Format: U32			Specifies the Slot 1 blue channel data		
Format: U32	0.7	31:0	Alpha Slot1		
			Project:	All	
Specifies the Slot 1 alpha channel data			Format:	U32	
			Specifies the Slot 1 alpha channel data		



Dword SIMD8 Atomic Operation CMPWR Message Data Payload

MDP_AOP8_DW2 - Dword SIMD8 Atomic Operation CMPWR **Message Data Payload** Project: **BDW** Source: **PRM** Size (in bits): 512 Default Value: **DWord Description** Bit Src0 0.0 - 0.7255:0 ΑII Project: **MDCR DW** Format: Specifies the Slot [7:0] Source 0 data 1.0-1.7 255:0 Src1 Project: ΑII MDCR_DW Format:

Dword SIMD8 Data Payload

	MDP_DW_SIMD8 - Dword SIMD8 Data Payload					
Project:	E	BDW				
Source:	PRM					
Size (in bits):	ize (in bits): 256					
Default Value:	Default Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000					
DWord		Bit		Description		
0.0-0.7		255:0	Data[7:0]			
		Project:	All			
			Format:	MDCR_DW		
			Specifies the Slot [7:0] dat	a		

Specifies the Slot [7:0] Source 1 data



Dword SIMD16 Atomic Operation CMPWR Message Data Payload

MDP_AO	P16_DW2		ID16 Atomic Operation CMPWR ata Payload			
Project:	BDW					
Source:	PRM					
Size (in bits):	1024					
Default Value:	0x00000000 0x00000000 0x00000000 0x000000	0, 0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit		Description			
0.0-0.7	255:0	Src0[7:0]				
		Project:	All			
		Format:	MDCR_DW			
		Specifies the Source 0 data for Slot [7:0]				
1.0-1.7	255:0	Src0[15:8]				
		Project:	All			
		Format:	MDCR_DW			
		Specifies the Source	0 data for Slot [15:8]			
2.0-2.7	255:0	Src1[7:0]				
		Project:	All			
		Format:	MDCR_DW			
Specifies the Source 1 data for Slot [7:0]						
3.0-3.7	255:0	Src1[15:8]	Src1[15:8]			

Specifies the Source 1 data for Slot [15:8]

ΑII

MDCR_DW

Project:

Format:



Dword SIMD16 Data Payload

MDP_DW_SIMD16 - Dword SIMD16 Data Payload

Project: BDW Source: PRM Size (in bits): 512

0x00000000, 0x00000000, 0x000000000						
DWord	Bit	Description				
0.0-0.7	255:0	Data[7:0]				
		Project:	All			
		Format:	MDCR_DW			
		Specifies the Slot [7:0] data				
1.0-1.7	255:0	Data[15:8]				
		Project:	All			
		Format:	MDCR_DW			
		Specifies the Slot [15:8] data				

DX9_CONSTANTB_ENTRY

DX9 CONSTANTB ENTRY

Project: BDW
Source: RenderCS
Size (in bits): 32

Default Value: 0x00000000

This structure is the payload of the 3DSTATE_DX9_CONSTANTB_* commands. Each entry provides the values for the one boolean constant being updated.

DWord	Bit	Description	
0	31:0	Component	
		Format:	U32
		The boolean value to be stored.	



DX9_CONSTANTF_ENTRY

DX9_CONSTANTF_ENTRY

Project: BDW Source: RenderCS

Size (in bits): 128

Default Value: 0x00000000, 0x00000000, 0x000000000

This structure is the payload of the 3DSTATE_DX9_CONSTANTF_* commands. Each entry provides the values for the four components of one float constant being updated.

DWord	Bit	Description		
0	127:96	Component 3		
		Format:	IEEE_Float	
		The 4th component of the nth float	to be stored.	
	95:64	Component 2		
		Format:	IEEE_Float	
		The 3rd component of the nth float	ent of the nth float to be stored.	
	63:32	Component 1		
		Format:	IEEE_Float	
		The 2nd component of the nth float to be stored.		
	31:0	Component 0		
		Format:	IEEE_Float	
		The 1st component of the nth float to be stored.		

Command Reference: Structures



DX9_CONSTANTI_ENTRY

DX9_CONSTANTI_ENTRY

Project: BDW Source: RenderCS

Size (in bits): 128

This structure is the payload of the 3DSTATE_DX9_CONSTANTI_* commands. Each entry provides the values for the four components of one integer constant being updated.

DWord	Bit	Description	
0	31:0	Component 0	
		Format:	U32
		The 1st component of the nth float to be stored.	
1	31:0	Component 1	
		Format:	U32
		The 2nd component of the nth float to be stored.	
2	31:0	Component 2	
		Format:	U32
		The 3rd component of the nth float to be stored.	
3	31:0	Component 3	
		Format:	U32
		The 4th component of the nth float to be stored.	



Encoder Statistics Format

Encoder Statistics Format

Project: BDW

Source: VideoEnhancementCS

Size (in bits): 128

The per block data is intended for use by the video encoder and consists of 16 bytes of Denoise block data and FMD variances. Much of the data is encoded as an 8-bit mantissa with the leading 1 removed and a 4-bit shift. To recover the original 17-bit integer this code can be used: If (exp != 0) Number = $(0x100 \mid Mantissa) \ll exp) \gg 7$;

else Numb	else Number = mantissa;						
DWord	Bit	Description					
0	31:24	Tearing_Count 1 (FMD Variance[8])					
		Format:		U8			
		Number of pixels that have (diff_cTcB > diff_cTcT + diff_cBcB)					
		Value	Name	Description	1		
		0		DI is Disabled			
	23:16	Toowing Count 2					
	23.10	Tearing_Count 2 Format:		U8			
		FOIIIIat.		00			
		= Number of pixels the	at have (diff_cTpB > dif				
		If the frame is bottom first then this is (FMD Variance[10]) = Number of pixels that have (diff_cBpT > diff_pTpT + diff_cBcB)					
		Value	Name	Description	1		
		0		DI is Disabled			
	15:8	Motion_Count (FMD Variance[7])					
		Format: U8					
		Number of pixels that are moving (different above a threshold)					
		Value	Name	Description	1		
		0		DI is Disabled			
	7:0	Reserved					
		Format:		MBZ			
1	31:28	sSTAD					
		Format: U4					
		Shift for the Sum in tin	ne of absolute differenc	es for 16x4.			
		Value	Name	Description			
		0		DN is Disabled			



		Enco	oder Statistics	Format				
	27:24	sSHCM						
		Format: U4						
		Shift for the Sum hori	Shift for the Sum horizontaly of absolute differences.					
		Value	Name		Description			
		0		DN is Disabled				
	23:20	sSVCM						
		Format:			U4			
		Shift for the Sum verti	ically of absolute differe	ences.				
	19:16	sDiff_cTpT						
		Format:			U4			
		Shift for the sum of di	fferences in top fields o	of current and pre	vious frame.			
		Value	Name		Description			
		0		DI is Disabled				
	15:12	sDiff_cBpB						
		Format:			U4			
		Shift for the sum of di	fferences in bottom fie	ld of current and	previous frame.			
		Value	Name		Description			
		0		DI is Disabled				
	11:8	sDiff_cTcB						
		Format:			U4			
		Shift for the sum of di	fferences between top	and bottom field	in current frame.			
		Value	Name		Description			
		0		DI is Disabled				
	7:4	sDiff_cTpB						
		Format:			U4			
		Shift for the sum of di	fferences between curr	ent top and previ	ous bottom.			
		Value	Name		Description			
		0		DI is Disabled				
	3:0	sDiff_cBpT						
		Format:			U4			
		Shift for the sum of di	fferences between curr	ent bottom and p	revious top.			
		Value	Name		Description			
		0		DI is Disabled				
2	31:24	mDiff_cBpB (FMD Va	mDiff_cBpB (FMD Variance[1])					
		Format:			U8			
		Mantissa of sum of di	fferences in bottom fiel	d of current and p	previous frame.			
		Value	Name		Description			
		0		DI is Disabled				



		Enco	der Statistics	Format			
	23:16	mDiff_cTcB (FMD Var	iance[2])				
		Format:	U8				
		Mantissa of sum of dif	ferences between top a	nd bottom field in current frame.			
		Value	Name	Description			
		0		DI is Disabled			
	15:8	mDiff_cTpB (FMD Vai	riance[3])				
		Format:		U8			
		Mantissa of sum of dif	ferences between curre	nt top and previous bottom.			
		Value	Name	Description			
		0		DI is Disabled			
	7:0	mDiff_cBpT (FMD Vai	riance[4])				
		Format:		U8			
		Mantissa of sum of dif	ferences between curre	nt bottom and previous top.			
		Value	Name	Description			
		0		DI is Disabled			
3	31:24	mSTAD					
		Format:	U8				
		Mantissa of Sum in time of absolute differences for 16x4.					
		Value	Name	Description			
		0 DN is Disabled					
	23:16	mSHCM					
		Format: U8					
		Mantissa of Sum horizontaly of absolute differences.					
		Value	Name	Description			
		0		DN is Disabled			
	15:8	mSVCM					
		Format:		U8			
		Mantissa of Sum vertice	cally of absolute differen				
		Value	Name	Description			
		0		DN is Disabled			
	7:0	mDiff_cTpT (FMD Var	riance[0])				
		Format:		U8			
		Mantissa of sum of dif	ferences in top fields o	current and previous frame.			
		Value	Name	Description			
		0		DI is Disabled			



EU_INSTRUCTION_BASIC_ONE_SRC

	EO_INSTRUCTION_BASIC_ONE_SRC
Project:	BDW

Source: EuIsa Size (in bits): 128

	<u> </u>		
Bit	Description		
127:64	RegSource		
	Exists If:	([Operand Controls][Src0.RegFile]!='IMM')	
	Format:	EU_INSTRUCTION_SOURCES_REG	
127:64	ImmSource		
	Exists If:	([Operand Controls][Src0.RegFile] = = 'IMM')	
	Format:	EU_INSTRUCTION_SOURCES_IMM32	
63:32	Operand Con	trols	
	Format:	EU_INSTRUCTION_OPERAND_CONTROLS	
31:0	Header		
	Format:	EU_INSTRUCTION_HEADER	
	127:64 127:64 63:32	127:64 RegSource Exists If: Format: 127:64 ImmSource Exists If: Format: 63:32 Operand Con Format: 31:0 Header	



EU_INSTRUCTION_BASIC_THREE_SRC

		EU_	INSTRUCTION	BASIC_THE	REE_SRC		
Project:		BDW					
Source:		EuIsa					
Size (in l	oits):	128					
Default \	/alue:	0x000000	000, 0x00000000, 0x0000	0000, 0x00000000			
DWord	Bit	Description					
03	127	Reserved					
		Format:			MBZ		
	126	Reserved					
		Format:			MBZ		
	125:106	Source 2					
		Format:	EU_INSTRUCTION_OPE	RAND_SRC_REG_T	HREE_SRC		
	105	Reserved	Reserved				
		Format: MBZ					
	104:85	Source 1					
		Format: EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC					
	84	Reserved					
		Format:			MBZ		
	83:64	Source 0					
		Format:	EU_INSTRUCTION_OPE	RAND_SRC_REG_T	HREE_SRC		
	63:56	Destination	Register Number				
		Format:		DstRegNum			
	55:53	Destination Subregister Number					
	52:49	Destination Channel Enable					
		Format:		ChanEn[4]			
		Four channel enables are defined for controlling which channels are written into the destination region. These channel mask bits are applied in a modulo-four manner to all ExecSize channels. There is 1-bit Channel Enable for each channel within the group of 4. If the bit is cleared, the write for the corresponding channel is disabled. If the bit is set, the write is enabled. Mnemonics for the bit being set for the group of 4 are "x", "y", "z", and "w", respectively, where "x" corresponds to Channel 0 in the group and "w" corresponds to channel 3 in the group					



				_BASIC_THREE_SRC		
48:46	Destination Data Type					
		Value	Name	Description		
	000b		:f	single precision Float (32-bit)		
	001b		:d	signed Doubleword integer		
	010b		:ud	Unsigned Doubleword integer		
	011b		:df	Double precision Float (64-bit)		
	100b		:hf	Half Float (16-bit)		
	101b-1	11b	Reserved			
45:43	Source	Data Typ	e			
		Value	Name	Description		
	000b		:f	single precision Float (32-bit)		
	001b		:d	signed Doubleword integer		
	010b		:ud	Unsigned Doubleword integer		
	011b		:df	Double precision Float (64-bit)		
	100b		:hf	Half Float (16-bit)		
	101b-1	11b	Reserved			
42:41	Source	2 Modifie	er			
	Exists I	f:	(Property[Source	Modifier]=='true')		
	Format	t:	SrcMod			
40:39	Source	1 Modifie	er			
	Exists I	f:	(Property[Source	Modifier]=='true')		
	Format	t:	SrcMod			
42:37	Reserve	ed				
38:37	Source	0 Modifie	er			
	Exists I	f:	(Property[Source	(Property[Source Modifier]=='true')		
	Format	t:	SrcMod			
36:35	Reserve	ed				
34	MaskCtrl (formerly WECtrl/Write Enable Control). This flag disables the normal write enables; it should normally be 0.					
	Value	Name		Description		
	0 Normal Use the normal write enables in Dst.ChanEn (normal setting).					
	1	NoMask Write all channels except those disabled by predication or by other masks besides the write enables.				
			-	Programming Notes		
			ask also skips the ch Evaluate Write Enab	neck for PcIP[n] == ExIP before enabling a channel, as ble section.		



EU_INSTRUCTION_BASIC_THREE_SRC						
33	Flag Register Number This field contains the flag register number for instructions with a non-zero Conditional Modifier.					
32	Flag Subregister Number This field contains the flag subregister number for instructions with a non-zero Conditional Modifier. Header Format: EU_INSTRUCTION_HEADER					
31:0						

${\bf EU_INSTRUCTION_BASIC_TWO_SRC}$

		EU_INSTR	UCTION_BASIC_TWO_SRC		
Project:	BDW				
Source:	EuIsa	a			
Size (in bits):	128				
Default Value:	0x00	000000, 0x00000	0000, 0x00000000, 0x00000000		
DWord	Bit		Description		
03	127:64	RegSource			
		Exists If:	([RegSource][Src1.RegFile]!='IMM')		
		Format:	EU_INSTRUCTION_SOURCES_REG_REG		
	127:64	ImmSource			
		Exists If:	([ImmSource][Src1.RegFile]=='IMM')		
		Format:	EU_INSTRUCTION_SOURCES_REG_IMM		
	63:32	Operand Controls			
		Format:	EU_INSTRUCTION_OPERAND_CONTROLS		
	31:0	Header			
		Format:	EU_INSTRUCTION_HEADER		



EU_INSTRUCTION_BRANCH_CONDITIONAL

		EU_INSTI	RUCTION_BRAN	ICH_COI	NDITIONAL			
Project:		BDW						
Source:		EuIsa						
Size (in b	oits):	128						
Default \	/alue:	0x00000000,	0x00000000, 0x00000000,	0x00000000				
DWord	Bit		D	escription				
03	127:64	Sources	•					
		Exists If:	([Src1.RegFile]!='IMM')					
		Format:	EU_INSTRUCTION_SOUR	CES_REG_REG	ì			
	127:64	Sources						
		Exists If:	([Src1.RegFile]=='IMM')					
		Format:	EU_INSTRUCTION_SOUR	CES_REG_IMM	I			
	63:48	JIP			,			
		Format:			S15			
		, ,	et. The jump distance in n	umber of eigh	nt-byte units if a jump is taken for the			
		instruction.						
	47	Reserved						
		Format:			MBZ			
	46:44	Src1.SrcType						
		Format:		DataType				
		operand are interplied by the op different encoding	oreted as the identified nu erator. Depending on Reg g for this field. If a source i oding. If a source is an im	meric data typ File field of th s a register op	perand src1. The bits of a source pe, rather than coerced into a type e source operand, there are two perand, this field follows the Source and, this field follows the Source			
		Programming Notes						
		· ·	rands, src0 and src1, suppo en instruction and it must		types, but only one immediate is erand.			
		Halfbyte integer vector (v) type can only be used in instructions in packed-word execution mode. Therefore, in a two-source instruction where src1 is of type :v, src0 must be of type :b, :ub, :w, or :uw. 342 Src1.RegFile						
	43:42							
		Format:		RegFile				
	41:39	Src0.SrcType						
Format: DataType								
	38:37	Src0.RegFile						
		Format:		RegFile				
				•				



EU_INSTRUCTION_BRANCH_CONDITIONAL					
36:34	Destination Data Type				
	Format	:		Dat	taType
	This field specifies the numeric data type of the destination operand dst. The bits of the destination operand are interpreted as the identified numeric data type, rather than coerced into a type implied by the operator. For a send instruction, this field applies to the current destination operand.				
33:32	Destina	tion Regis	ter	File	
	Format	•			RegFile
			ı		
	Value	Name			Description
	11b Reserved Note that it is obvious that immediate cannot be a destination operand.				
31:0	Header				
	Format	:		EU_INSTRUCTION_HEAI	DER

EU_INSTRUCTION_BRANCH_ONE_SRC

		EU_INSTRUCTION_BRANCH_ONE_SRC					
Project:		BDW					
Source:		EuIsa					
Size (in bi	ts):	128					
Default V	alue:	0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit	Description					
03	127:96	JIP					
		Format: S31					
		Jump Target Offset. The relative offset in bytes if a jump is taken for the instruction.					
	95	Source 0 Address Immediate [9] Sign Bit					
	94:91	Src1.SrcType					
		Format: SrcType					
	90:89	Src1.RegFile					
		Format: RegFile					
	88:64	Source 0					
		Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] = = 'Align16')					
		Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16					
	88:64	Source 0					
		Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1')					
		Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1					
	63:32	Operand Control					
		Format: EU_INSTRUCTION_OPERAND_CONTROLS					
	31:0	Header					
		Format: EU_INSTRUCTION_HEADER					
	88:64	Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] == 'Align16') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16 Source 0 Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] == 'Align1') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1 Operand Control Format: EU_INSTRUCTION_OPERAND_CONTROLS Header					



EU_INSTRUCTION_BRANCH_TWO_SRC

		EU_INSTRU	JCTION_BRANCH_TWO)_SRC			
Project:		BDW					
Source:		EuIsa					
Size (in bits):	128					
Default Val	ue:	0x00000000, 0x0000	00000, 0x00000000, 0x00000000				
DWord	Bit		Description				
03	127:96	JIP					
		Format:		S31			
		The byte-aligned j	ump distance if a jump is taken for the	channel.			
	95:64	UIP					
		Format:		S31			
		The byte aligned ju	imp distance if a jump is taken for the	instruction.			
	63:32	Operand Control					
		Format: EU					
	31:0	Header	Header				
		Format:	EU_INSTRUCTION_HEADER				



EU_INSTRUCTION_COMPACT_THREE_SRC

		EU_INSTRUCT	ON_COMPACT_THREE_SRC	
Project:		BDW		
Source:		EuIsa		
Size (in bits):		64		
Default \	/alue:	0x00000000, 0x0000000	00	
DWord	Bit		Description	
01	63:57	Src2.RegNum[6:0]		
		Format:	SrcRegNum[6:0]	
		Src2.RegNum[6:0]. The Sourc Src2.RegNum[7]. Maps to 124:118	eIndex field in the compact instruction determines	
	56:50	Src1.RegNum[6:0]		
	30.30	Format:	SrcRegNum[6:0]	
		Torriat.	Si cicegitum[0.0]	
		Src1.RegNum[6:0]. The SourceIndex field in the compact instruction determines Src1.RegNum[7].		
		Maps to 103:97		
	49:43	Src0.RegNum[6:0] Format:	SrcRegNum[6:0]	
		Src0.RegNum[6:0]. The Source Src0.RegNum[7]. Maps to 82:76	eIndex field in the compact instruction determines	
	42:40	Src2.SubRegNum		
		Format: S	rcSubRegNum[4:2]	
		Maps to 117:115		
	39:37	Src1.SubRegNum		
		Format:	rcSubRegNum[4:2]	
		Maps to 96:94		
	36:34	Src0.SubRegNum		
		Format:	rcSubRegNum[4:2]	
		Maps to 75:73		
	33	Src2.RepCtrl		
		Format:	RepCtrl	
		Maps to 106		



	EU	J_INSTR	UCTION_COM	IPACT_THREE_SRC	
32	Src1.Rep	Ctrl			
	Format:			RepCtrl	
	Maps to	85			
31	Reserved	d l			
	Exists If:		(Property[Saturation]=	='false')	
	Format:		MBZ		
31	Saturate				
	Exists If:		(Property[Saturation]=	='true')	
	Maps to	31	,		
30	Reserved	ł			
29	Compact	tion Control			
	Format:			CmptCtrl	
28	Src0.Rep	Ctrl			
	Format:			RepCtrl	
	Maps to	64			
27:19	Reserved				
	Format: MBZ				
18:12	Dst.RegNum[6:0]				
	Format: DstRegNum[6:0]				
	Dst.RegNum[7:0] with MSB of zero and [6:0] from the compact instruction				
	Maps to 63:56 (Dst.RegNum)				
11:10	SourceIndex				
	Project: BDW				
	Lookup one of four 46-bit values. That value is used (from MSB to LSB) for the Src2.RegNum[7], Src1.RegNum[7], Src0.RegNum[7], Src2.ChanSel, Src1.ChanSel, Src0.ChanSel, Dst.SubRegNum,				
	_	_			
	Dst.ChanEnable, Dst.DstType, SrcType, Src2.Modifier, Src1.Modifier, and Src0.Modifier bit fields. Maps to 125, 104, 83, 114:107, 93:86, 72:65, 55:49, 48:43, 42:37				
	Value	0001110010	Nar		Description
	0		0111001001110010000		No Negation
	1		0111001001110010000		Negate Src0
	2		0111001001110010000		Negate Src1
	3	0001110010	0111001001110010000	001111000000100000	Negate Src2



EU_INSTRUCTION_COMPACT_THREE_SRC					
9:8	ControlIndex				
	Project:		BDW		
	Lookup one of four 24-bit values. That value is used (from MSB to LSB) for the MaskCtrl, FlagRegNum/FlagSubRegNum, AccWrCtrl, CondModifier, ExecSize, PredInv, PredCtrl, ThreadCtrl, QtrCtrl, NibCtrl, DepCtrl, and AccessMode bit fields.				
	Maps to 34, 33:32, 28:8				
	Value	Name	Description		
	0	1000000011000000000001	(8) Q1 NoMask Align16		
	1	0000000011000000000001	(8) Q1 Align16		
	2	0000000100000000000001	(16) H1 Align16		
	3	00000001000000000100001	(16) H2 Align16		
7	Reserved	Reserved			
	Format:		MBZ		
6:0	Opcode				



EU_INSTRUCTION_COMPACT_TWO_SRC

EU_INSTRUCTION_COMPACT_TWO_SRC

Project: BDW Source: EuIsa Size (in bits): 64

Default Value: 0x00000000, 0x00000000

The following table describes the EU compact instruction format for BDW. The BDW compact instruction format for 1 or 2-source instructions is essentially identical to the compact instruction format for earlier generations, but the compact fields expand to somewhat different fields in the native instruction format, as the native instruction format changed for BDW.

format changed for BDW.						
DWord	Bit			Description		
01	63:56	Src1.RegNum				
		Exists If:	([DataTypeIndex][Sr	c1.RegFile]!='IMM')		
		Format:	SrcRegNum			
		Maps to 108:101	(Src1.RegNum)			
	63:56	Src1.RegNum				
		Exists If:	([DataTypeIndex][Sr	c1.RegFile]=='IMM')		
		Maps to 103:96 (I	mm32[7:0])			
	55:48	Src0.RegNum				
		Format:		SrcRegNum		
		Maps to 76:69 (Sr	c0.RegNum)			
	47:40	Dst.RegNum				
		Format:		DstRegNum		
		Maps to 60:53 (Dst.RegNum)				
	39:35	Src1Index				
		Exists If: ([DataTypeIndex][Src1.RegFile]!='IMM')				
		Format:	SrcIndex			
		value is used (fro	m MSB to LSB) for th	one of 32 12-bit values that maps to bits 120:109. That e Src1.VertStride, various Src1 bit fields based on Width, Src1.HorzStride), Src1.AddrMode, and Src1.SrcMod		
	20.25					
	39:35	Exists If:	([DataTypeIndex][Sr	c1.RegFile]=='IMM')		
		map bits 39:35 di	rectly to bits 108:104	ookup. Determines bits 127:104 (Imm32[31:8]) as follows: I. Sign extend to fill bits 127:109. Compact format bit 39 is in immediate operand.		
		Maps to 127:104				



34:30	Src0Index		MPACT_	_
55	Format:		SrcIndex	
	various Src0 Src0.AddrMc	bit fields based on AccessMo ode, and Src0.SrcMod bit field ompacted instruction.	de (Src0.ChanS	MSB to LSB) for the Src0.VertStride, el[7:4], Src0.Width, Src0.HorzStride), s field spans a DWord boundary within
29	Compaction	Control		
	Format:		CmptCtrl	
28	Reserved			
	Format:			MBZ
27:24	Reserved			
	Exists If:	(Property[Conditional M	odifier]=='false	2')
	Format:	MBZ		
27:24	Conditional Modifier			
	Exists If:	(Property[Conditional M	odifier]=='true	')
	Format:	CondModifier		
23	Accumulator	Write Control		
	Format:		AccWrCtrl	



EU_INSTRUCTION_COMPACT_TWO_SRC

22:18 SubRegIndex

Lookup one of 32 15-bit values. That value is used (from MSB to LSB) for various fields for Src1, Src0, and Dst, including ChanEn/ChanSel, SubRegNum, and AddrImm[4] or AddrImm[4:0], depending on AddrMode and AccessMode.

Maps to 100:96, 68:64, 52:48

Value	Name	Description
0	00000000000000	0 0 0
1	000000000000001	0.x 0.xx 0.xx
2	00000000001000	8 0 0
3	00000000001111	0.xyzw 0.xx 0.xx
4	00000000010000	16 0 0
5	00000010000000	0 4 0
6	000000100000000	0 8 0
7	000000110000000	0 12 0
8	000001000000000	0 16 0
9	000001000010000	16 16 0
10	000001010000000	0 20 0
11	00100000000000	0 0 4
12	00100000000001	0.x 0.xx 0.xy
13	001000010000001	0.x 0.xy 0.xy
14	001000010000010	0.y 0.xy 0.xy
15	001000010000011	0.xy 0.xy 0.xy
16	001000010000100	0.z 0.xy 0.xy
17	001000010000111	0.xyz 0.xy 0.xy
18	001000010001000	0.w 0.xy 0.xy
19	001000010001110	0.yzw 0.xy 0.xy
20	001000010001111	0.xyzw 0.xy 0.xy
21	001000110000000	0 12 4
22	001000111101000	0.w 0.ww 0.xy
23	01000000000000	0 0 8
24	010000110000000	0 12 8
25	01100000000000	0 0 12
26	011110010000111	0.xyz 0.xy 0.ww
27	10000000000000	0 0 16
28	10100000000000	0 0 20
29	11000000000000	0 0 24
30	11100000000000	0 0 28
31	11100000011100	28 0 28



EU_INSTRUCTION_COMPACT_TWO_SRC

17:13 DataTypeIndex

Lookup one of 32 21-bit values. That value is used (from MSB to LSB) for the Dst.AddrMode, Dst.HorzStride, Src1.SrcType, Src1.RegFile, Src0.SrcType, Src0.RegFile, Dst.DstType, and Dst.RegFile bit fields.

Maps to 63:61, 94:89, 46:35

Value	Name	Description
0	001000000000000000000000000000000000000	r:ud a:ud a:ud <1> dir
1	00100000000001000000	a:ud r:ud a:ud <1> dir
2	00100000000001000001	r:ud r:ud a:ud <1> dir
3	00100000000011000001	r:ud i:ud a:ud <1> dir
4	00100000000101011101	r:f r:d a:ud <1> dir
5	00100000010111011101	r:f i:vf a:ud <1> dir
6	00100000011101000001	r:ud r:f a:ud <1> dir
7	00100000011101000101	r:d r:f a:ud <1> dir
8	00100000011101011101	r:f r:f a:ud <1> dir
9	001000001000001000001	r:ud r:ud r:ud <1> dir
10	001000011000001000000	a:ud r:ud i:ud <1> dir
11	001000011000001000001	r:ud r:ud i:ud <1> dir
12	001000101000101000101	r:d r:d r:d <1> dir
13	001000111000101000100	a:d r:d i:d <1> dir
14	001000111000101000101	r:d r:d i:d <1> dir
15	001011100011101011101	r:f r:f a:f <1> dir
16	001011101011100011101	r:f a:f r:f <1> dir
17	001011101011101011100	a:f r:f r:f <1> dir
18	001011101011101011101	r:f r:f r:f <1> dir
19	001011111011101011100	a:f r:f i:f <1> dir
20	00000000010000001100	a:w a:ub a:ud <0> dir
21	00100000000001011101	r:f r:ud a:ud <1> dir
22	00100000000101000101	r:d r:d a:ud <1> dir
23	001000001000001000000	a:ud r:ud r:ud <1> dir
24	001000101000101000100	a:d r:d r:d <1> dir
25	001000111000100000100	a:d a:d i:d <1> dir
26	001001001001000001001	r:uw a:uw r:uw <1> dir
27	001010111011101011101	r:f r:f i:vf <1> dir
28	001011111011101011101	r:f r:f i:f <1> dir
29	001001111001101001100	a:w r:w i:w <1> dir
30	001001001001001000	a:uw r:uw r:uw <1> dir
31	001001011001001001000	a:uw r:uw i:uw <1> dir



12:8 ControlIndex

Lookup one of 32 19-bit values. That value is used (from MSB to LSB) for the FlagRegNum, FlagSubRegNum, Saturate, ExecSize, PredInv, PredCtrl, ThreadCtrl, QtrCtrl, DepCtrl, MaskCtrl, and AccessMode bit fields. Maps to 33:32, 31, 23:12, 10:9, 34, 8

Value	Name	Description	
0	000000000000000000000000000000000000000	Align1 We (1) f0.0	
1	0000100000000000000	Align1 (4) f0.0	
2	0000100000000000001	Align16 (4) f0.0	
3	00001000000000000010	Align1 We (4) f0.0	
4	0000100000000000011	Align16 We (4) f0.0	
5	0000100000000000100	Align1 NoDDClr (4) f0.0	
6	0000100000000000101	Align16 NoDDClr (4) f0.0	
7	0000100000000000111	Align16 We NoDDClr (4) f0.0	
8	0000100000000001000	Align1 NoDDChk (4) f0.0	
9	0000100000000001001	Align16 NoDDChk (4) f0.0	
10	0000100000000001101	Align16 NoDDClr, NoDDChk (4) f0.0	
11	0000110000000000000	Align1 Q1 (8) f0.0	
12	0000110000000000001	Align16 Q1 (8) f0.0	
13	0000110000000000010	Align1 We Q1 (8) f0.0	
14	0000110000000000011	Align16 We Q1 (8) f0.0	
15	0000110000000000100	Align1 NoDDClr Q1 (8) f0.0	
16	0000110000000000101	Align16 NoDDClr Q1 (8) f0.0	
17	0000110000000000111	Align16 We NoDDClr Q1 (8) f0.0	
18	0000110000000001001	Align16 NoDDChk Q1 (8) f0.0	
19	0000110000000001101	Align16 NoDDClr, NoDDChk Q1 (8) f0.0	
20	0000110000000010000	Align1 Q2 (8) f0.0	
21	0000110000100000000	Align1 Q1 +f.xyzw (8) f0.0	
22	0001000000000000000	Align1 H1 (16) f0.0	
23	0001000000000000010	Align1 We H1 (16) f0.0	
24	0001000000000000100	Align1 NoDDClr H1 (16) f0.0	
25	0001000000100000000	Align1 H1 +f.xyzw (16) f0.0	
26	0010110000000000000	Align1 Q1 (8) .sat f0.0	
27	0010110000000010000	Align1 Q2 (8) .sat f0.0	
28	0011000000000000000	Align1 H1 (16) .sat f0.0	
29	0011000000100000000	Align1 H1 +f.xyzw (16) .sat f0.0	
30	0101000000000000000	Align1 H1 (16) f0.1	
31	0101000000100000000	Align1 H1 +f.xyzw (16) f0.1	







	EU_INSTRUCTION_COMPACT_TWO_SRC				
7	Reserved				
6:0	Opcode				

${\bf EU_INSTRUCTION_CONTROLS_B}$

			EU_1	INSTRUCTION_CONTROLS_	В
Project:	Project: BDW				
Source: EuIsa					
Size (in b	oits):	4			
Default \	/alue	e: 0x	00000000		
DWord	Bit			Description	
0	3	3 Reserved			
		Exists If:		(Property[Saturation] = = 'false')	
		Format:		MBZ	
	3	Saturate			
		Exists If:		(Property[Saturation]=='true')	
	Enables or disables destination saturation. When it is set, output values to the destination re are saturated. The saturation operation depends on the destination data type. Saturation is the operation that converts any value outside the saturation target range for the data type to the closest value in the target range. For a floating-point destination type, the saturation target report [0.0, 1.0]. For a floating-point NaN, there is no "closest value"; any NaN saturates to 0.0. Note enabling Saturate overrides all of the NaN propagation behaviors described for various numerinstructions. Any floating-point number greater than 1.0, including +INF, saturates to 1.0. Any negative floating-point number, including -INF, saturates to 0.0. Any floating-point number in range 0.0 to 1.0 is not changed by saturation. For an integer destination type, the maximum of that type is the saturation target range. For example, the saturation range for B (Signed B Integer) is [-128, 127]. When Saturate is clear, destination values are not saturated. For example wrapped result (modulo) is output to the destination for an overflowed integer value. See the Numeric Data Typessection for information about data types and their ranges. Value		e for the data type to the e, the saturation target range is an saturates to 0.0. Note that scribed for various numeric INF, saturates to 1.0. Any floating-point number in the ion type, the maximum range on range for B (Signed Byte not saturated. For example, a ed integer value. See the ir ranges. Description		
			sat		Saturate the output
	2	Reserved			



EU_INSTRUCTION_CONTROLS_B

1 CmptCtrl

Compaction Control Indicates whether the instruction is compacted to the 64-bit compact instruction format. When this bit is set, the 64-bit compact instruction format is used. The EU decodes the compact format using lookup tables internal to the hardware, but documented for use by software tools. Only some instruction variations can be compacted, the variations supported by those lookup tables and the compact format. See EU Compact Instruction Format [BDW] for more information.

Value	Name	Description
0	NoCompaction	No compaction. 128-bit native instruction supporting all instruction options.
1	•	Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.

0 AccWrCtrl

AccWrCtrl. This field allows per instruction accumulator write control.

Value	Name	Description
0	Don't write to ACC [Default]	
1	Update ACC	Write result to the ACC, and destination



EU_INSTRUCTION_CONTROLS

		EU_	IN	ISTRUCTION_CONTROLS		
Project: BDW						
Source:		EuIsa				
Size (in bits):	24				
Default Val	ue:	0x00000000				
DWord	Bit			Description		
0	23:20	Controls B				
		Format:	EU_INSTRUCTION_CONTROLS_B			
	19:16	Reserved				
		Exists If:	(P	roperty[Conditional Modifier]=='false')		
		Format:	MBZ			
19:16 CondModifier						
	Exis		(Property[Conditional Modifier]=='true')			
Fo		Format: CondModifier		ondModifier		
		Does not exist f	send/sendc/math/branch/break-continue opcodes			
	15:0	Controls A				
		Format:		EU_INSTRUCTION_CONTROLS_A		

EU_INSTRUCTION_HEADER

EU_INSTRUCTION_HEADER					
Project:	BDW				
Source:	EuIsa				
Size (in bits):	32				
Default Value:	0x000	00000			
DWord	Bit			Description	
0	31:8	Control			
		Format:	EU_INSTRUCT	TION_CONTROLS	
	7	Reserved			
	6:0	Opcode			
		Format:		EU_OPCODE	



EU_INSTRUCTION_ILLEGAL

EU_INSTRUCTION_ILLEGAL					
Project: B	BDW				
Source: E	ıIsa				
Size (in bits):	28				
Default Value: 0:	<00000000, 0x00000	000, 0x00000000, 0x0000000	00		
DWord	Bit		Description		
03	127:7	Reserved			
		Format:		MBZ	
	6:0	Opcode			
		Format:	EU_OPCODE		

EU_INSTRUCTION_MATH

		EU_I	NSTRUCTIO	HTAM_NC		
Project:	BDW					
Source:	EuIsa	a				
Size (in bits):	128					
Default Value:	0x00	000000, 0x0000	00000, 0x00000000,	0x00000000		
DWord	Bit			Description		
03	127:64	RegSource				
		Format:	EU_INSTRUCTIO	N_SOURCES_REG_	_REG	
	63:32	Operand Cont	trol			
		Format:	Format: EU_INSTRUCTION_OPERAND_CONTROLS			
	31:28	Controls B				
		Format:	EU_INSTRUCT	ION_CONTROLS_I	3	
	27:24	Function Cont	trol (FC)			
		Format:				FC
	23:8	Controls A				
		Format:	EU_INSTRUCT	ION_CONTROLS_A	A	
	7	Reserved				
Format:					MBZ	
	6:0 Opcode					
		Format:		EU_OPCODE		



EU_INSTRUCTION_NOP

	CTDI	CTION	
			IRICID
LO III		CTION	

Project: BDW Source: EuIsa Size (in bits): 128

DWord	Bit		Descrip	tion	
03	127:31	Reserved	Reserved		
		Format:		MBZ	
	30	Reserved			
	29:7	Reserved			
		Format:		MBZ	
	6:0	Opcode			
		Format:	EU_OPC	ODE	



EU_INSTRUCTION_OPERAND_DST_ALIGN1

		EU_INS	STRUCTION_O	PERAND_DST_ALIGN1			
Project:		BDW					
Source:		EuIsa					
Size (in b	oits):	16	16				
Default \	/alue:	0x000000	000				
DWord	Bit			Description			
0	15	Destination Ac	ldressing Mode	-			
		Format:	<u> </u>	AddrMode			
		mode for CurrD	• •	to PostDst - the post destination operand. Addressing perand) is fixed as Direct. (See Instruction Reference			
	14:13	Destination Ho	orizontal Stride				
		Format:		HorzStride			
		For a send inst	ruction, this field applies	to CurrDst. PostDst only uses the register number.			
	12:9	Destination Address Subregister Number					
		Project:	BDW				
		Exists If:	([Destination Addressin	([Destination Addressing Mode]=='Indirect')			
		Format:	AddrSubRegNum				
		For a send inst	For a send instruction, this field applies to PostDst				
	12:5	Destination Register Number					
		Exists If:	([Destination Addressi	ng Mode]=='Direct')			
		Format:	DstRegNum				
		For a send instruction, this field applies to PostDst.					
	8:0	Destination Ac	Idress Immediate				
		Project:	BDW				
		Exists If:	([Destination Addressin	ng Mode]=='Indirect')			
		Format:	S8				
		For a send instruction, this field applies to PostDst.					
	4:0	Destination Su	bregister Number				
		Exists If:	([Destination Addressi	ng Mode]=='Direct')			
		Format:	DstSubRegNum				
		For a send inst	ruction, this field applies	to CurrDst.			



EU_INSTRUCTION_OPERAND_DST_ALIGN16

		EU_INST	RU	CTION_OP	ERAND_DST_ALIGN16	
Project:		BDW				
Source:		EuIsa				
Size (in b	oits):	16				
Default \	/alue:	0x0000000	0			
DWord	Bit				Description	
0	15	Destination Addressing Mode				
		Format:			AddrMode	
			t (curr	ent destination op	o PostDst - the post destination operand. Addressing erand) is fixed as Direct. (See Instruction Reference	
	14:13	Reserved				
		Value			Name	
		01b		See Programming	Note	
		Programming Notes				
		Although Dst.HorzStride is a don't care for Align16, HW needs this to be programmed as '01'.				
	12:9	Destination Address Subregister Number				
		Project:	BDW			
			([Destination Addressing Mode]=='Indirect')			
		Format: AddrSubRegNum				
				, this field applies t	to PostDst	
	12:5	Destination Reg				
		Exists If:			g Mode]=='Direct')	
		Format:		egNum		
		For a send instruction, this field applies to PostDst.				
	8:4	Destination Address Immediate[8:4] For a send instruction, this field applies to PostDst				
	4	Destination Subregister Number				
		Exists If: ([Destination Addressing Mode] == 'Direct')		g Mode]=='Direct')		
		Format:	DstSubRegNum[4:4]			
		For a send instru	ction	, this field applies t	o CurrDst.	
	3:0	Destination Cha	nnel	Enable		
		Format:			ChanEn[4]	
		For a send instru	ction	, this field applies t	to the CurrDst	
		. o. a solia ilisti action, this hold applies to the caribbe				

1



EU_INSTRUCTION_OPERAND_SEND_MSG

		EU_INSTRUCTION_OPERAND_SEND_MSG					
Project:		BDW					
Source:		EuIsa					
Size (in l	oits):	32					
Default \	Value	: 0x00000000					
DWord	Bit	Description					
0	31	ЕОТ					
		Description					
		nis field controls the termination of the thread. For a send instruction, if this field is set, EU will rminate the thread and also set the EOT bit in the message sideband. This field only applies to e send instruction. It is not present for other instructions.					
		Value					

Thread is not terminated

EOT



EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1

E	U_INST	RUCTIO	N_OPERAND_SRC_REG_ALIGN1			
Project:	BDW					
Source:	EuIsa					
Size (in bits):	25					
Default Value:	0x00000	0000				
DWord	Bit		Description			
0	24:21	Source Vert	tical Stride			
		Format:	VertStride			
	20:18	Source Wid	lth			
		Format:	Width			
	17:16	Source Hori	izontal Stride			
		Format:	HorzStride			
	15	Source Add	dressing Mode			
		Format:	AddrMode			
	14:13	Reserved				
		Exists If:	(Property[Source Modifier]=='false')			
		Format:	MBZ			
	14:13	Source Modifier				
		Exists If:	(Property[Source Modifier]=='true')			
		Format:	SrcMod			
	12:9	Source Address Subregister Number				
		Project:	BDW			
		Exists If:	([Source Addressing Mode] = = 'Indirect')			
		Format:	AddrSubRegNum			
	12:5	Source Register Number				
		Exists If:	([Source Addressing Mode]=='Direct')			
		Format:	SrcRegNum			
	8:0	Source Address Immediate [8:0]				
		Project:	BDW			
		Exists If:	([Source Addressing Mode] = = 'Indirect')			
		Format:	S9[8:0]			
	4:0	Source Subi	register Number			
		Exists If:	([Source Addressing Mode]=='Direct')			
		Format:	SrcSubRegNum			



EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16

Project: BDW Source EuIsa Size (in bits): Default Value: Ox00000000	E	U_INST	RUCTIO	N_OPERAND_SRC_REG_ALIGN16			
Size (in bits): Default Value: Dx00000000000000000000000000000000000	Project:	BDW					
Default Value	Source:	EuIsa					
Dword Bit Description	Size (in bits):	25					
Source Vertical Stride Format: VertStride	Default Value:	0x00000	0000				
Format: VertStride	DWord	Bit		Description			
Reserved Format: MBZ MBZ	0	24:21	Source Vert	tical Stride			
Format: MBZ			Format:	VertStride			
19:16 Source Channel Select[7:4] Format: ChanSel[4][7:4] 15 Source Addressing Mode Format: AddrMode		20	Reserved				
Format: ChanSel[4][7:4] 15 Source Addressing Mode Format: AddrMode 14:13 Reserved Exists If: (Property[Source Modifier]=='false') Format: MBZ 14:13 Source Modifier Exists If: (Property[Source Modifier]=='true') Format: SrcMod 12:9 Source Address Subregister Number Project: BDW Exists If: ([Source Addressing Mode]=='Indirect') Format: AddrSubRegNum 12:5 Source Register Number Exists If: ([Source Addressing Mode]=='Direct') Format: SrcRegNum 8:4 Source Address Immediate[8:4] Project: BDW Exists If: ([Source Addressing Mode]=='Indirect') Format: SrcRegNum 8:4 Source Address Immediate[8:4] Project: BDW Exists If: ([Source Addressing Mode]=='Indirect') Format: S9[8:4] 4 Source Subregister Number[4:4] Exists If: ([Source Addressing Mode]=='Direct') Format: SrcSubRegNum[4:4] Source Channel Select[3:0]			Format:	MBZ			
Source Addressing Mode Format: AddrMode		19:16	Source Cha	nnel Select[7:4]			
Format: AddrMode			Format:	ChanSel[4][7:4]			
Reserved Exists If: (Property[Source Modifier] == 'false') Format: MBZ 14:13 Source Modifier Exists If: (Property[Source Modifier] == 'true') Format: SrcMod 12:9 Source Address Subregister Number Project: BDW Exists If: ([Source Addressing Mode] == 'Indirect') Format: AddrSubRegNum 12:5 Source Register Number Exists If: ([Source Addressing Mode] == 'Direct') Format: SrcRegNum 8:4 Source Address Immediate[8:4] Project: BDW Exists If: ([Source Addressing Mode] == 'Indirect') Format: S9[8:4] 4 Source Subregister Number[4:4] Exists If: ([Source Addressing Mode] == 'Direct') Format: S9[8:4] 3:0 Source Channel Select[3:0]		15	Source Add	Iressing Mode			
Exists If: (Property[Source Modifier]=='false') Format: MBZ 14:13 Source Modifier Exists If: (Property[Source Modifier]=='true') Format: SrcMod 12:9 Source Address Subregister Number Project: BDW Exists If: ([Source Addressing Mode]=='Indirect') Format: AddrSubRegNum 12:5 Source Register Number Exists If: ([Source Addressing Mode]=='Direct') Format: SrcRegNum 8:4 Source Address Immediate[8:4] Project: BDW Exists If: ([Source Addressing Mode]=='Indirect') Format: S9[8:4] 4 Source Subregister Number[4:4] Exists If: ([Source Addressing Mode]=='Direct') Format: S9[8:4] 4 Source Subregister Number[4:4] Exists If: ([Source Addressing Mode]=='Direct') Format: SrcSubRegNum[4:4] 3:0 Source Channel Select[3:0]			Format:	AddrMode			
Format: MBZ		14:13	Reserved				
14:13 Source Modifier Exists If: (Property[Source Modifier]=='true') Format: SrcMod 12:9 Source Address Subregister Number Project: BDW Exists If: ((Source Addressing Mode]=='Indirect') Format: AddrSubRegNum 12:5 Source Register Number Exists If: ((Source Addressing Mode]=='Direct') Format: SrcRegNum 8:4 Source Address Immediate[8:4] Project: BDW Exists If: ((Source Addressing Mode]=='Indirect') Format: S9[8:4] 4 Source Subregister Number[4:4] Exists If: ((Source Addressing Mode]=='Direct') Format: S9[8:4] 3:0 Source Channel Select[3:0]			Exists If:	(Property[Source Modifier]=='false')			
Exists If: (Property[Source Modifier] == 'true')			Format:	MBZ			
Format: SrcMod		14:13	Source Modifier				
12:9 Source Address Subregister Number			Exists If:	(Property[Source Modifier]=='true')			
Project: BDW Exists If: ([Source Addressing Mode]=='Indirect') Format: AddrSubRegNum 12:5 Source Register Number Exists If: ([Source Addressing Mode]=='Direct') Format: SrcRegNum 8:4 Source Address Immediate[8:4] Project: BDW Exists If: ([Source Addressing Mode]=='Indirect') Format: S9[8:4] 4 Source Subregister Number[4:4] Exists If: ([Source Addressing Mode]=='Direct') Format: SrcSubRegNum[4:4] 3:0 Source Channel Select[3:0]			Format:	SrcMod			
Exists If: ([Source Addressing Mode] == 'Indirect') Format: AddrSubRegNum 12:5 Source Register Number Exists If: ([Source Addressing Mode] == 'Direct') Format: SrcRegNum 8:4 Source Address Immediate[8:4] Project: BDW Exists If: ([Source Addressing Mode] == 'Indirect') Format: S9[8:4] 4 Source Subregister Number[4:4] Exists If: ([Source Addressing Mode] == 'Direct') Format: SrcSubRegNum[4:4] 3:0 Source Channel Select[3:0]		12:9	Source Address Subregister Number				
Format: AddrSubRegNum 12:5 Source Register Number Exists If: ([Source Addressing Mode]=='Direct') Format: SrcRegNum 8:4 Source Address Immediate[8:4] Project: BDW Exists If: ([Source Addressing Mode]=='Indirect') Format: S9[8:4] 4 Source Subregister Number[4:4] Exists If: ([Source Addressing Mode]=='Direct') Format: SrcSubRegNum[4:4] 3:0 Source Channel Select[3:0]			Project:	BDW			
Source Register Number			Exists If:	([Source Addressing Mode]=='Indirect')			
Exists If: ([Source Addressing Mode]=='Direct') Format: SrcRegNum 8:4 Source Address Immediate[8:4] Project: BDW Exists If: ([Source Addressing Mode]=='Indirect') Format: S9[8:4] 4 Source Subregister Number[4:4] Exists If: ([Source Addressing Mode]=='Direct') Format: SrcSubRegNum[4:4] 3:0 Source Channel Select[3:0]			Format:	AddrSubRegNum			
Format: SrcRegNum 8:4 Source Address Immediate[8:4] Project: BDW Exists If: ([Source Addressing Mode] == 'Indirect') Format: Source Subregister Number[4:4] Exists If: ([Source Addressing Mode] == 'Direct') Format: SrcSubRegNum[4:4] 3:0 Source Channel Select[3:0]		12:5	Source Register Number				
8:4 Source Address Immediate[8:4] Project: BDW Exists If: ([Source Addressing Mode]=='Indirect') Format: S9[8:4] 4 Source Subregister Number[4:4] Exists If: ([Source Addressing Mode]=='Direct') Format: SrcSubRegNum[4:4] 3:0 Source Channel Select[3:0]							
Project: BDW Exists If: ([Source Addressing Mode]=='Indirect') Format: S9[8:4] 4 Source Subregister Number[4:4] Exists If: ([Source Addressing Mode]=='Direct') Format: SrcSubRegNum[4:4] 3:0 Source Channel Select[3:0]			Format:	SrcRegNum			
Exists If: ([Source Addressing Mode] == 'Indirect') Format: S9[8:4] 4 Source Subregister Number[4:4] Exists If: ([Source Addressing Mode] == 'Direct') Format: SrcSubRegNum[4:4] 3:0 Source Channel Select[3:0]		8:4	Source Address Immediate[8:4]				
Format: S9[8:4] 4 Source Subregister Number[4:4] Exists If: ([Source Addressing Mode]=='Direct') Format: SrcSubRegNum[4:4] 3:0 Source Channel Select[3:0]			Project:	BDW			
4 Source Subregister Number[4:4] Exists If: ([Source Addressing Mode]=='Direct') Format: SrcSubRegNum[4:4] 3:0 Source Channel Select[3:0]			Exists If:	sts If: ([Source Addressing Mode]=='Indirect')			
Exists If: ([Source Addressing Mode]=='Direct') Format: SrcSubRegNum[4:4] 3:0 Source Channel Select[3:0]			Format:	S9[8:4]			
Format: SrcSubRegNum[4:4] 3:0 Source Channel Select[3:0]		4	Source Sub	register Number[4:4]			
3:0 Source Channel Select[3:0]			Exists If:	([Source Addressing Mode]=='Direct')			
			Format:	SrcSubRegNum[4:4]			
Format: ChanSel[4][3:0]		3:0	Source Cha	nnel Select[3:0]			
			Format:	ChanSel[4][3:0]			

Command Reference: Structures

RepCtrl



EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC

0

EU_	INSTRUC	TION_OPERA	AND_SF	RC_REG_THREE_SRC
Project:	BDW			
Source:	EuIsa			
Size (in bits):	20			
Default Value:	0x00000000			
DWord	Bit			Description
0	19:12	Source Register Nu	ımber	
		Format:		SrcRegNum
	11:9	Source Subregister	Number [4:2]
		Format:	SrcSubR	egNum[4:2]
	8:1	Source Swizzle		
		Format:		ChanSel[4]

Source Replicate Control

Format:



EU_INSTRUCTION_SEND

		EU_INSTRUCTION_SEND	
Project:		BDW	
Source:		EuIsa	
Size (in bit	ts):	128	
Default Va	alue:	0x00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description	
03	127:96	Message	
		Format: EU_INSTRUCTION_OPERAND_SEND_MSG	
	95	Reserved	
		Format: MBZ	
	94:91	Src1.SrcType	
		Format: SrcType	
		Natura Name	
		Value Name	
		11b Reserved	
	90:89		
		Format: RegFile	
	88:64		
		Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] == 'Align16')	
		Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16	
	88:64		
		Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] = = 'Align1')	
		Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1	
	63:32		
		Format: EU_INSTRUCTION_OPERAND_CONTROLS	
	31:28		
		Format: EU_INSTRUCTION_CONTROLS_B	
	27:24		
		Format: SFID	
	23:8	Controls A	
		Format: EU_INSTRUCTION_CONTROLS_A	
	7	Reserved	
		Format: MBZ	
	6:0	Opcode	
		Format: EU_OPCODE	



EU_INSTRUCTION_SOURCES_IMM32

			EU_INSTRUCTION_SOURCES	_IMM32			
Project: BDW							
Source:		Eu]	sa				
Size (in l	oits):	64					
Default \	Value:	0x0	0000000, 0x00000000				
Single s	ource,	immediate	2				
DWord	Bit		Description				
01	63:32	Source 0	Source 0 Immediate				
	31:25	Reserved	l				
		Format:		MBZ			
	24:0	Source 0					
		Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][Acc (Structure[EU_INSTRUCTION_OPERAND_CONTROLS_A)]	- 3 ,			
		Format:	Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16				
	24:0	Source 0					
Exists (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode If: (Structure[EU_INSTRUCTION_OPERAND_CONTROLS][Src(- 3 ,					
	Fo		mat: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1				



EU_INSTRUCTION_SOURCES_REG

			EU_INSTRUCTION_SOURCE	S_REG		
Project:		BD	W			
Source:		EuI	sa			
Size (in l	oits):	64				
Default \	/alue:	0x0	0000000, 0x00000000			
Single s	ource,	register				
DWord	Bit		Description			
01	63:25	Reserved				
		Format:		MBZ		
	24:0	Source 0				
		Exists	(Structure[EU_INSTRUCTION_CONTROLS_A][Acco	essMode]=='Align16') AND		
		If:	(Structure[EU_INSTRUCTION_OPERAND_CONTRO	OLS][Src0.RegFile]!='IMM')		
		Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16				
	24:0	Source 0				
		Exists	$(Structure [EU_INSTRUCTION_CONTROLS_A] [Account of the control o$			
		If:	(Structure[EU_INSTRUCTION_OPERAND_CONTRO	OLS][Src0.RegFile]!='IMM')		
		Format:	${\bf EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1}$			



EU_INSTRUCTION_SOURCES_REG_IMM

		E	U_I	NSTRUCTION	I_SOU	RCES_REG_IMM		
Project:		BD	W					
Source: EuIsa								
Size (in b	oits):	64						
Default \	/alue:	0x0	00000	000, 0x00000000				
Dual sou	ırce, re	gister and	l imm	ediate				
DWord	Bit				Desc	ription		
01	63:32	Source 1	Imm	ediate				
	31	Reserved	<u> </u>	1				
		Exists If:		([Source 0][Source Ad	ldressing I	Mode]=='Direct')		
		Format:		MBZ				
	31	Source 0	Addr	ess Immediate [9] (Si	gn Bit)			
		Exists If:		([Source 0][Source Ad	dressing N	Mode]=='Indirect')		
		Format: S9[9]						
	30:27	Src1.SrcType						
		Format:			SrcImmT	ype		
	26:25	Src1.Reg	File			1		
		Format:				RegFile		
				Value		Name		
		00b		varde	Reserv			
		01b				Reserved		
	24:0	Source 0						
		Exists If:			_	DLS_A][AccessMode]=='Align16') AND ID_CONTROLS][Src0.RegFile]!='IMM')		
		Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16						
	24:0	Source 0						
		Exists	(Struc	cture[EU_INSTRUCTION	N_CONTRO	DLS_A][AccessMode]=='Align1') AND		
		If:				ID_CONTROLS][Src0.RegFile]!='IMM')		
		Format:	EU_II	NSTRUCTION_OPERAN	ID_SRC_RI	EG_ALIGN1		



EU_INSTRUCTION_SOURCES_REG_REG

Project: BDW Source: EuIsa Size (in bits): 64 Default Value: 0x00000000, 0x00000000 Dual source, both registers DWord Bit			E	U_I	NSTRUCTION_	SOI	JRCES_REG_REG		
Size (in bits): 64 Default Value: 0x00000000, 0x000000000 Dual source, both registers DWord Bit Description 63:58 Reserved Exists If: ((Source 1)[Source Addressing Mode] == Direct') Format: S9[9] 56:32 Source 1 Exists If: ((Source 1)[Source Addressing Mode] == Indirect') Format: S9[9] 56:32 Source 1 Exists If: ((Structure[EU_INSTRUCTION_CONTROLS_A)[AccessMode] == 'Align16') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1 31 Reserved Exists If: ((Source 0)[Source Addressing Mode] == 'Direct') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1 31 Reserved Exists If: ((Source 0)[Source Addressing Mode] == 'Direct') Format: BU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1 31 Source 0 Address Immediate [9] (Sign Bit) Exists If: ((Source 0)[Source Addressing Mode] == 'Direct') Format: S9[9] 30:27 Src.Type Format: Sp[9] 30:27 Src.Type Format: Src.	Project:		BDW	BDW					
Default Value: 0x00000000, 0x000000000	_		EuIsa	ì					
Default Value: 0x00000000, 0x000000000	Size (in b	oits):	64						
Dword Bit Description	-		0x00	0000	000, 0x00000000				
Dword Bit Description	Dual sou	urce, bo	oth reaister	 S					
Format: MBZ						Des	scription		
Reserved	01	63:58	Reserved						
Exists If: ([Source 1][Source Addressing Mode]=='Direct') Format: MBZ 57			Format:				MBZ		
Format: MBZ		57	Reserved						
Source 1 Address Immediate [9] (Sign Bit)			Exists If:		([Source 1][Source Addre	essing	Mode]=='Direct')		
Exists If: [(Source 1)[Source Addressing Mode] == 'Indirect') Format: S9[9] 56:32 Source 1 Exists If: [Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] == 'Align16') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16 56:32 Source 1 Exists If: [Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] == 'Align1') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1 31 Reserved Exists If: [(Source 0)[Source Addressing Mode] == 'Direct') Format: MBZ 31 Source 0 Address Immediate [9] (Sign Bit) Exists If: [(Source 0)[Source Addressing Mode] == 'Indirect') Format: S9[9] 30:27 Src1_SrcType Format: SrcType This field specifies the numeric data type of the source operand src1. The bits of a source operand are interpreted as the identified numeric data type, rather than coerced into a type implied by the operator. Depending on RegFile field of the source operand, there are two different encoding for this field. If a source is a register operand, this field follows the Source Register Type Encoding. If a source is an immediate operand, this field follows the Source Immediate Type Encoding.			Format:		MBZ				
Exists If: [(Source 1)[Source Addressing Mode]=='Indirect') Format: S9[9] 56:32 Source 1 Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align16') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16 56:32 Source 1 Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1 31 Reserved Exists If: ([Source 0][Source Addressing Mode]=='Direct') Format: MBZ 31 Source 0 Address Immediate [9] (Sign Bit) Exists If: ([Source 0][Source Addressing Mode]=='Indirect') Format: S9[9] 30:27 Src1_SrcType Format: SrcType This field specifies the numeric data type of the source operand src1. The bits of a source operand are interpreted as the identified numeric data type, rather than coerced into a type implied by the operator. Depending on RegFile field of the source operand, there are two different encoding for this field. If a source is a register operand, this field follows the Source Register Type Encoding. If a source is an immediate operand, this field follows the Source Immediate Type Encoding. Value Name	•	57	Source 1 A	ddr	ess Immediate [9] (Sign	Bit)	,		
Source 1 Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align16')							Mode]=='Indirect')		
Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align16') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16 56:32 Source 1 Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1 31 Reserved Exists If: ([Source 0][Source Addressing Mode]=='Direct') Format: MBZ 31 Source 0 Address Immediate [9] (Sign Bit) Exists If: ([Source 0][Source Addressing Mode]=='Indirect') Format: S9[9] 30:27 Src1.SrcType Format: SrcType This field specifies the numeric data type of the source operand src1. The bits of a source operand are interpreted as the identified numeric data type, rather than coerced into a type implied by the operator. Depending on RegFile field of the source operand, there are two different encoding for this field. If a source is a register operand, this field follows the Source Register Type Encoding. If a source is an immediate operand, this field follows the Source Immediate Type Encoding.			Format:		S9[9]				
Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16 56:32 Source 1 Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1 31 Reserved Exists If: ([Source 0][Source Addressing Mode]=='Direct') Format: MBZ 31 Source 0 Address Immediate [9] (Sign Bit) Exists If: ([Source 0][Source Addressing Mode]=='Indirect') Format: S9[9] 30:27 Src1.SrcType Format: SrcType Format: SrcType This field specifies the numeric data type of the source operand src1. The bits of a source operand are interpreted as the identified numeric data type, rather than coerced into a type implied by the operator. Depending on RegFile field of the source operand, there are two different encoding for this field. If a source is a register operand, this field follows the Source Register Type Encoding. If a source is an immediate operand, this field follows the Source Immediate Type Encoding.		56:32	Source 1						
Source 1 Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1			Exists If:	(Str	ucture[EU_INSTRUCTION	_CON	TROLS_A][AccessMode]=='Align16')		
Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1 31 Reserved Exists If: ([Source 0][Source Addressing Mode]=='Direct') Format: MBZ 31 Source 0 Address Immediate [9] (Sign Bit) Exists If: ([Source 0][Source Addressing Mode]=='Indirect') Format: S9[9] 30:27 Src1.SrcType Format: SrcType This field specifies the numeric data type of the source operand src1. The bits of a source operand are interpreted as the identified numeric data type, rather than coerced into a type implied by the operator. Depending on RegFile field of the source operand, there are two different encoding for this field. If a source is a register operand, this field follows the Source Register Type Encoding. If a source is an immediate operand, this field follows the Source Immediate Type Encoding.			Format:	EU_	INSTRUCTION_OPERAN	D_SRC	_REG_ALIGN16		
Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1		56:32	Source 1						
Reserved Exists If: ([Source 0][Source Addressing Mode]=='Direct') Format: MBZ 31 Source 0 Address Immediate [9] (Sign Bit) Exists If: ([Source 0][Source Addressing Mode]=='Indirect') Format: S9[9] 30:27 Src1.SrcType Format: SrcType This field specifies the numeric data type of the source operand src1. The bits of a source operand are interpreted as the identified numeric data type, rather than coerced into a type implied by the operator. Depending on RegFile field of the source operand, there are two different encoding for this field. If a source is a register operand, this field follows the Source Register Type Encoding. If a source is an immediate operand, this field follows the Source Immediate Type Encoding. Value Name			Exists If:	(Str	ucture[EU_INSTRUCTION	_CON	ONTROLS_A][AccessMode]=='Align1')		
Exists If: ([Source 0][Source Addressing Mode] == 'Direct') Format: MBZ 31 Source 0 Address Immediate [9] (Sign Bit) Exists If: ([Source 0][Source Addressing Mode] == 'Indirect') Format: S9[9] 30:27 Src1.SrcType Format: SrcType This field specifies the numeric data type of the source operand src1. The bits of a source operand are interpreted as the identified numeric data type, rather than coerced into a type implied by the operator. Depending on RegFile field of the source operand, there are two different encoding for this field. If a source is a register operand, this field follows the Source Register Type Encoding. If a source is an immediate operand, this field follows the Source Immediate Type Encoding. Value Name			Format:	EU.	INSTRUCTION_OPERAN	D_SRC	:_REG_ALIGN1		
Format: MBZ		31	Reserved						
Source 0 Address Immediate [9] (Sign Bit) Exists If: ([Source 0][Source Addressing Mode] = = 'Indirect') Format: S9[9] 30:27 Src1.SrcType Format: SrcType This field specifies the numeric data type of the source operand src1. The bits of a source operand are interpreted as the identified numeric data type, rather than coerced into a type implied by the operator. Depending on RegFile field of the source operand, there are two different encoding for this field. If a source is a register operand, this field follows the Source Register Type Encoding. If a source is an immediate operand, this field follows the Source Immediate Type Encoding.			Exists If:		([Source 0][Source Addressing Mode] = = 'Direct')				
Exists If: ([Source 0][Source Addressing Mode] == 'Indirect') Format: S9[9] 30:27 Src1.SrcType Format: SrcType This field specifies the numeric data type of the source operand src1. The bits of a source operand are interpreted as the identified numeric data type, rather than coerced into a type implied by the operator. Depending on RegFile field of the source operand, there are two different encoding for this field. If a source is a register operand, this field follows the Source Register Type Encoding. If a source is an immediate operand, this field follows the Source Immediate Type Encoding. Value Name			Format:		MBZ				
30:27 Src1.SrcType Format: SrcType This field specifies the numeric data type of the source operand src1. The bits of a source operand are interpreted as the identified numeric data type, rather than coerced into a type implied by the operator. Depending on RegFile field of the source operand, there are two different encoding for this field. If a source is a register operand, this field follows the Source Register Type Encoding. If a source is an immediate operand, this field follows the Source Immediate Type Encoding. Value Name		31	Source 0 A	ddr	ess Immediate [9] (Sign	Bit)			
30:27 Src1.SrcType Format: SrcType This field specifies the numeric data type of the source operand src1. The bits of a source operand are interpreted as the identified numeric data type, rather than coerced into a type implied by the operator. Depending on RegFile field of the source operand, there are two different encoding for this field. If a source is a register operand, this field follows the Source Register Type Encoding. If a source is an immediate operand, this field follows the Source Immediate Type Encoding. Value Name			Exists If:		([Source 0][Source Addre	essing	Mode]=='Indirect')		
Format: This field specifies the numeric data type of the source operand src1. The bits of a source operand are interpreted as the identified numeric data type, rather than coerced into a type implied by the operator. Depending on RegFile field of the source operand, there are two different encoding for this field. If a source is a register operand, this field follows the Source Register Type Encoding. If a source is an immediate operand, this field follows the Source Immediate Type Encoding. Value Name			Format:		S9[9]				
This field specifies the numeric data type of the source operand src1. The bits of a source operand are interpreted as the identified numeric data type, rather than coerced into a type implied by the operator. Depending on RegFile field of the source operand, there are two different encoding for this field. If a source is a register operand, this field follows the Source Register Type Encoding. If a source is an immediate operand, this field follows the Source Immediate Type Encoding. Value Name Name		30:27							
operand are interpreted as the identified numeric data type, rather than coerced into a type implied by the operator. Depending on RegFile field of the source operand, there are two different encoding for this field. If a source is a register operand, this field follows the Source Register Type Encoding. If a source is an immediate operand, this field follows the Source Immediate Type Encoding. Value Name							SrcType		
			operand are interpreted as the identified numeric data type, rather than coerced into a type implied by the operator. Depending on RegFile field of the source operand, there are two different encoding for this field. If a source is a register operand, this field follows the Source Register Type Encoding. If a source is an immediate operand, this field follows the Source						
11b Reserved					Value		Name		
			11b			Reser	ved		



		EU_INSTRUCTION_SOU	RCES_REG_REG		
		Programn	ning Notes		
	1 1	rrce operands, src0 and src1, support im for a given instruction and it must be th	nmediate types, but only one immediate is ne last operand.		
	11	herefore, in a two-source instruction wh	d in instructions in packed-word execution nere src1 is of type :v, src0 must be of type :b,		
26:25	Src1.Reg	File			
	Format:		RegFile		
24:0	Source 0				
	Exists (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] = = 'Align16') AND If: (Structure[EU_INSTRUCTION_OPERAND_CONTROLS][Src0.RegFile]! = 'IMM')				
	Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16				
24:0	Source 0				
	Exists (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] = = 'Align1') AND If: (Structure[EU_INSTRUCTION_OPERAND_CONTROLS][Src0.RegFile]! = 'IMM')				
	Format:	EU_INSTRUCTION_OPERAND_SRC_RE	G_ALIGN1		



${\bf ExtMsgDescpt}$

		ExtMsg	Descpt			
Project: BDV	V	_				
Source: EuIs	a					
Size (in bits): 32						
Default Value: 0x00	000000	0				
DWord	Bit		Description			
0	31:16	Extended Function Cor	ntrol			
		Project:		BDW		
Extended Message		Format:		U16		
Descriptor Definition for SendS (Immediate)		This field is intended to on the specific target fu				
(15:12	Reserved				
		Project:			BDW	
		Format:			MBZ	
	11	Reserved				
		Project:		BDW		
		Format:		MBZ		
	10:6	Reserved				
		Project:		BDW		
		Format:		MBZ		
	5	EOT				
		Format:			U1	
		This field, if set, indicate thread's resources can be		nessag	e of the thread and the	
		Value		Nam	е	
		0	No Termination			
		1	EOT			
	4	Reserved				
		Format:		MBZ		



ExtMsgDescpt

3:0 **Target Function ID**

Format: U4

If set, indicates that the message includes a header. Depending on the target shared function, this field may be restricted to either enabled or disabled. Refer to the specific shared function section for details.

Value	Name
0000b	Null
0001b	Reserved
0010b	SamplingEngine
0011b	MessageGateway
0100b	DataPortSamplerCache
0101b	DataPortRenderCache
0110b	URB
0111b	ThreadSpawner
1000b	VideoMotionEstimation
1001b	ConstantCache
1010b-1111b	Reserved



${\bf ExtMsgDescptImmediate}$

		ExtMsgDescp	tImmediate			
Project: BDV	V					
Source: EuIs	a					
Size (in bits): 32						
Default Value: 0x00	000000	0				
DWord	Bit		Description			
0	31:16	Extended Function Cor	ntrol			
		Format:		U16	5	
Extended Message		This field is intended to on the specific target full				
Descriptor Definition for SendS (Immediate)	15:12	Reserved				
Selius (Illillieulate)		Format:				
	11	Reserved				
		Project:		BDW		
		Format:			MBZ	
	10	Reserved				
		Format:		MBZ		
	9:6	Reserved				
		Project:		BDW		
		Format:		MBZ		
	5	ЕОТ				
		Format:			U1	
		This field, if set, indicates that this is the final message of the thread and the thread's resources can be reclaimed.				
		Value		Name	е	
		0	No Termination			
		1	EOT			
	4	Reserved				
		Format:		MBZ		



ExtMsgDescptImmediate						
3:0	Target Function ID					
	Format:	U4				
		sage includes a header. Depending on the target y be restricted to either enabled or disabled. Refer n section for details.				
	Value	Name				
	0000b	Null				
	0001b	Reserved				
	0010b	SamplingEngine				
	0011b	MessageGateway				
	0100b	DataPortSamplerCache				
	0101b	DataPortRenderCache				
	0110b	URB				
	0111b	ThreadSpawner				
	1000b	VideoMotionEstimation				
	1001b	ConstantCache				
	1010b-1111b	Reserved				

FFTID Message Header Control

		MHC_FFTID - FFTID	Message	Header	Control			
Project:		BDW						
Source:		PRM						
Size (in b	its):	32						
Default V	alue:	0x00000000						
DWord	Bit		Descripti	on				
0	31:8	Reserved						
		Project: All						
		Format:		Ignore				
		Ignored						
	7:0	FFTID						
		Project: All						
		Format: U8						
		Fixed function thread ID, used to free up resources by the thread on thread completion.						



Filter_Coefficient

Filter_Coefficient						
Project:	BDW					
Source:	PRM					
Size (in bits):	8					
Default Value:	0x0000000					
DWord	Bit Description					
0	7:0	Filter Coefficient				
		Format:	S1.6 2's Complement			
		Range : [-1 63/64, +1 63/64]				

Filter_Coefficients

		Filter_Co	efficients		
Project:	BDW				
Source:	PRM				
Size (in bits):	64				
Default Value:	0x00000000, 0x	00000000			
DWord	Bit		Description		
0	63:56	Filter Coefficier	nt Offset 7		
		Format:	Filter_Coefficient		
	55:48	Filter Coefficier	Filter Coefficient Offset 6		
		Format:	Filter_Coefficient		
	47:40	Filter Coefficient Offset 5			
		Format:	Filter_Coefficient		
	39:32	Filter Coefficient Offset 4			
		Format:	Filter_Coefficient		
	31:24	Filter Coefficient Offset 3			
		Format:	Filter_Coefficient		
	23:16	Filter Coefficient Offset 2			
		Format:	Filter_Coefficient		
	15:8	Filter Coefficient Offset 1			
		Format:	Filter_Coefficient		
	7:0	Filter Coefficient Offset 0			
		Format:	Filter_Coefficient		



FrameDeltaQp

FrameDeltaQp

PRM Source: Size (in bits): 64

Default Value:	0x00000000, 0x00000000			
DWord	Bit	Desc	ription	
01	63:56	FrameDeltaQp[7]		
		Format:	S7	
	55:48	FrameDeltaQp[6]		
		Format:	S7	
	47:40	FrameDeltaQp[5]		
		Format:	S7	
	39:32	FrameDeltaQp[4]		
		Format:	S7	
	31:24	FrameDeltaQp[3]		
		Format:	S7	
	23:16	FrameDeltaQp[2]		
		Format:	S7	
	15:8	FrameDeltaQp[1]		
		Format:	S7	
	7:0	FrameDeltaQp[0]		
		Format:	S7	



${\bf Frame Delta QpRange}$

	F	- FrameDeltaQpRange	
Source:	PRM		
Size (in bits):	64		
Default Value:	0x00000000, 0x00	000000	
DWord	Bit	Descripti	ion
01	63:56	FrameDeltaQpRange[7]	
		Format:	U8
	55:48	FrameDeltaQpRange[6]	
		Format:	U8
	47:40	FrameDeltaQpRange[5]	
		Format:	U8
	39:32	FrameDeltaQpRange[4]	
		Format:	U8
	31:24	FrameDeltaQpRange[3]	
		Format:	U8
	23:16	FrameDeltaQpRange[2]	
		Format:	U8
	15:8	FrameDeltaQpRange[1]	
		Format:	U8
	7:0	FrameDeltaQpRange[0]	
		Format:	U8



FunctionControl

			FunctionControl	
Project:	BDV	V		
Source:	EuIs	a		
Size (in bits):	6			
Default Value:	0x00	0000000		
DWord	Bit		Description	
0	5:4	Reserved		
	3:0	Target Fun	ction ID	1
		Value	Name	
		0000b	Reserved	
		0001b	INV (Reciprocal)	
		0010b	LOG	
		0011b	EXP	
		0100b	SQRT	
		0101b	RSQ	
		0110b	SIN	
		0111b	cos	
		1000b	Reserved	
		1001b	FDIV	
		1010b	POW	
		1011b	INT DIV Quotient and remainder	
		1100b	INT DIV Quotient only	
		1101b	INT DIV Remainder only	
		1110b	INVM	
		1111b	RSQRTM	



GATHER_CONSTANT_ENTRY

		GATHE	ER_C	CONSTANT_ENTRY		
	BDV	V				
	Ren	derCS				
oits):	16					
/alue:	0x00	000000				
Bit				Description		
15:8	Constant B	uffer Offset				
	Format:	Offs	set[7:0]ConstantBuffer		
				8-bit units of the 128b entry fetched from the constant buffer Die Table Read Enable is set).		
7:4	Channel M	ask				
	Mask:			Mask[3:0]		
	Format: ConstantBuffer			ConstantBuffer		
	Each bit of this field correspond to the 4 channels of each entry fetched from memory. When the bit is a 1, the corresponding 32-bit value is loaded in FF's push constant buffer. When the bit is a 0, the corresponding 32-bit value is not loaded. If this field is zero it means the entry is not used.					
3:0	Binding Table Index Offset					
	Format: Constant Buffer Index offset [3:0]Surface State for ConstantBuffer					
	This field specifies the Binding Table index offset from the Constant Buffer Binding Table Block					
	starting point in the Binding Table. This value is added to the Constant Buffer Binding Table					
	Block will result in the Binding Table Index pointing to the surface state containing the constant					
	buffer to be referenced. If Constant Buffer Dx9 Enable is set then a value of '1' specifies that the					
				than '1' is invalid when VS Constant Buffer Dx9 Enable is set.		
	/alue: Bit 15:8	Rendered Sits): 16 /alue: 0x00 Bit	RenderCS Alue: 0x00000000 Bit 15:8 Constant Buffer Offset Format: Off This field specifies the Offset for this entry (including where 7:4 Channel Mask Mask: Format: Each bit of this field corresponding 0, the corresponding 32-bit value is a 1, the corresponding 0, the corresponding 32-bit value is a 1, the corresponding 32-b	RenderCS Dits): 16 Alue: 0x00000000 Bit 15:8 Constant Buffer Offset Format: Offset[7:0] This field specifies the Offset in 12:0 for this entry (including when On-D 7:4 Channel Mask Mask: Format: Each bit of this field correspond to bit is a 1, the corresponding 32-bit 0, the corresponding 32-bit value is 0, the corresponding 32-bit value is 1:0 3:0 Binding Table Index Offset Format: Constant Buffer Index of 1:0 This field specifies the Binding Table starting point in the Binding Table. Block will result in the Binding Table buffer to be referenced. If Constant fetch to the constant buffer should		



GTC CPU Interrupt Bit Definition

GTC_Update_Received

are ready to read.

		GTC CPU Interrupt Bit Definition					
Project:		BDW					
Source:		PRM					
Size (in l	oits):	32					
Default \	Value:	0x00000000					
The GT0	C CPU	Interrupt Registers all share the same bit definitions from this table.					
DWord	Bit	Description					
0	31:7	Reserved					
	6:3	Unused_Int_6_3 These interrupts are currently unused.					
	2	GTC_Lock_Timeout CPU GTC has lost lock with PCH GTC. The difference between the local and remote GTC has exceeded the programmed threshold.					
	1	GTC_Update_Message_Rx_Error An error occurred during reception of the PCH to CPU GTC update message.					

A GTC update message has been received from the PCH GTC controller and the register updates



GT Interrupt Bit Definition

GT Interrupt Bit Definition

Project: DevHSW, DevLPT

Source: PRM Size (in bits): 32

Default Value: 0x00000000

The GT Interrupt Control Registers all share the same bit definitions from this table. GT interrupt bits come to display through the GT interrupt message. The DE_IIR and GT_IIR and PM_IIR are ORed together to generate the Display interrupt. Refer to the Command Streamer chapters Interrupt Control Registers for detailed information on these interrupts.

on these inter	rupts.	
DWord	Bit	Description
0	31:30	Unused_Int_31_30 These interrupts are currently unused.
	29	Blitter_Page_Directory_Faults This is a write of logic1 via GT interrupt message bit 29
	28:27	Unused_Int_28_27 These interrupts are currently unused.
	26	Blitter_MI_FLUSH_DW_Notify This is a write of logic1 via GT interrupt message bit 26
	25	Blitter_Command_Parser_Master_Error This is a write of logic1 via GT interrupt message bit 25
	24	Blitter_MMIO_Sync_Flush_Status This is a write of logic1 via GT interrupt message bit 24
	23	Unused_Int_23 These interrupts are currently unused.
	22	Blitter_Command_Parser_User_Interrupt This is a write of logic1 via GT interrupt message bit 22
	21:20	Unused_Int_21_20 These interrupts are currently unused.
	19	VideoCodec_Page_Directory_Faults This is a write of logic1 via GT interrupt message bit 19
	18	VideoCodec_Timeout_Counter_Expired This is a write of logic1 via GT interrupt message bit 18
	17	Reserved
	16	VideoCodec_MI_FLUSH_DW_Notify This is a write of logic1 via GT interrupt message bit 16
	15	VideoCodec_Command_Parser_Master_Error This is a write of logic1 via GT interrupt message bit 15
	14	VideoCodec_MMIO_Sync_Flush_Status This is a write of logic1 via GT interrupt message bit 14
	13	Reserved
	12	VideoCodec_Command_Parser_User_Interrupt



	GT Interrupt Bit Definition
	This is a write of logic1 via GT interrupt message bit 12
11	L3_Parity_Error_Interrupt This is a write of logic1 via GT interrupt message bit 11
10	L3_Counter_Save This is a write of logic1 via GT interrupt message bit 10
9	Render_Perf_Monitor_Buffer_Half_Full_Interrupt This is a write of logic1 via GT interrupt message bit 9
8	Preemption_Complete_Interrupt This is a write of logic1 via GT interrupt message bit 8
7	Render_Page_Directoy_Faults This is a write of logic1 via GT interrupt message bit 7
6	Render_Timeout_Counter_Expired This is a write of logic1 via GT interrupt message bit 6
5	Render_L3_Parity_Error This is a write of logic1 via GT interrupt message bit 5
4	Render_PIPE_CONTROL_Notify This is a write of logic1 via GT interrupt message bit 4
3	Render_Command_Parser_Master_Error This is a write of logic1 via GT interrupt message bit 3
2	Render_MMIO_Sync_Flush_Status This is a write of logic1 via GT interrupt message bit 2
1	Reserved
0	Render_Command_Parser_User_Interrupt This is a write of logic1 via GT interrupt message bit 0



Hardware-Detected Error Bit Definitions

		Hardv	vare-Detec	ted Error Bit D	Definitions				
Project:		BDW	BDW						
Source:		RenderCS							
Size (in b	e (in bits): 32								
Default \	Value:	0x0000000	00						
DWord	Bit			Description					
0	31:3	Reserved							
		Format:			MBZ				
	2	This bit is set if a	Command Privilege Violation Error This bit is set if a command classified as privileged is parsed in a non-privileged batch buffer. The command will be converted to a NOOP and parsing will continue.						
	1	Reserved							
		Format:			MBZ				
	0	 Instruction Error This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction. Instruction errors include: Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported). Defeatured MI Instruction Opcodes: 							
		Value Name Description							
		1 Instruction Error detected							
Programming Notes This error indications cannot be cleared except by reset (i.e., it is a fatal error).									
				saida except by reset (i.e	5,, 10.15 & 13641 611 611,				

Command Reference: Structures



Hardware Status Page Layout

Hardware Status Page Layout

Project: BDW
Source: RenderCS
Size (in bits): 32768



 $0x00000000,\ 0x000000000,\ 0x000000000,\ 0x000000000,\ 0x000000000,\ 0x000000000,$

 $0x00000000,\ 0x00000000,\ 0x000000000,\ 0x000000000,\ 0x000000000,\ 0x000000000,$

 $0x00000000,\ 0x000000000,\ 0x000000000,\ 0x000000000,\ 0x000000000,\ 0x000000000,$



```
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
```



```
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
```



Hardware Status Page Layout 0x00000000, **DWord** Bit **Description** 0 31:0 **Interrupt Status Register Storage** Project: ΑII The content of the ISR register is written to this location whenever an "unmasked" bit of the ISR (as determined by the HWSTAM register) changes state. 1..3 31:0 Reserved ΑII Project: Must not be used. 4 31:0 **Ring Head Pointer Storage** Project: ΑII The contents of the Ring Buffer Head Pointer register (register DWord 1) are written to this location either as result of an MI REPORT HEAD instruction or as the result of an "automatic report" (see RINGBUF registers). Reserved 5..15 31:0 ΑII Project: Must not be used. 16..27 31:0 **Context Status DWords** Project: **BDW** 28..30 31:0 Reserved **Project: BDW** Project: **BDW** Must not be used.



	Hardware Status Page Layout					
31	31:0	Last Written Status Offset				
Project:		Project:	BDW			
BDW			•			
3239	31:0	Reserved				
Project:		Project:	BDW			
BDW						
4046	31:0	Reserved				
		Project:		All		
47	31:0	Reserved				
		Project:	BDW			
481023	31:0	General Purpose				
		Project:		All		
		These locations can be used for general purpose via the MI_STORE_DATA_INDEX or MI_STORE_DATA_IMM instructions.				

Header Forbidden Message Descriptor Control Field

MDC_M	MDC_MHF - Header Forbidden Message Descriptor Control Field					
Project:		BDW				
Source:		PRM				
Size (in bits):		1				
Default Value:		0x00000000				
DWord	Bit	Description				
0	0	Message He	eader Present			
		Project:		All		
		Format:		Enumeration		
		Indicates the	e message forbids a me	essage header.		
		Value Name		Description		
		0h	No [Default]	Message header is not present		
		1h	Reserved	Not used		



Header Present Message Descriptor Control Field

MDC_	MDC_MHP - Header Present Message Descriptor Control Field					
Project:		BDW				
Source:		PRM				
Size (in bits):		1				
Default Value	2:	0x00000000				
DWord	Bit	Description				
0	0	Message Head	der Present			
		Project:			All	
		Format:			Enumeration	
		Specifies if the message uses the optional message header.				
		Value	Name	Description		
		0h	No	Message header is not present		
		1h	Yes	Message header is present		

Header Required Message Descriptor Control Field

MDC_M	HR -	Header	Required M	ess	age Descriptor Control Field
Project:	E	BDW			
Source:	F	PRM			
Size (in bits):	1	L			
Default Value:	(0x00000001			
DWord	Bit				Description
0	0	Message He	ader Present		
		Project:		All	
		Format:		Enumeration	
		Indicates the	message requires a r	nessa	age header.
		Value	Name		Description
		0h	Reserved		Not used
		1h	Yes [Default]		Message header is present



HW Generated BINDING_TABLE_STATE

HW Generated BINDING_TABLE_STATE						
Project:	BDW	BDW				
Source:	PRM					
Size (in bits):	16					
Default Value:	0x000	00000				
DWord	Bit	Description				
0	15:0	Surface State Pointer				
		Format: SurfaceStateOffset[21:6] [BDW]				

Hword 1 Block Data Payload

MDP_HW1 - Hword 1 Block Data Payload					
Project: B	DW				
Source: P	RM				
Size (in bits): 2	56				
	0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit	Description	n		
0.0-0.7	255:0	Hword			
		Format:	U256		
		Specifies the Hword data			

Hword 2 Block Data Payload

MDP_HW2 - Hword 2 Block Data Payload					
Project:	BDW				
Source:	PRM				
Size (in bits):	512				
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit		Description		
0.0-0.7	255:0	Hword0			
		Format:		U256	
	Specifies the Hword data for element 0				
1.0-1.7	255:0	Hword1			
Format: U256					
		Specifies the Hword data for	or element 1		



Hword 4 Block Data Payload

	MDP_H	W4 - Hword 4 Block D	ata Payload			
Project:	BDW	BDW				
Source:	PRM					
Size (in bits):	1024					
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit	De	escription			
0.0-0.7	255:0	Hword0	_			
		Project:	All			
		Format:	U256			
		Specifies the Hword data for elem	ent 0			
1.0-1.7	255:0	Hword1				
		Project:	All			
		Format:	U256			
		Specifies the Hword data for elem	ent 1			
2.0-2.7	255:0	Hword2				
		Project:	All			
		Format:	U256			
		Specifies the Hword data for element 2				
3.0-3.7 255:0 Hword3						
		Project:	All			
		Format:	U256			
		Specifies the Hword data for elem	ent 3			



Hword 8 Block Data Payload

	MDP H	N8 - Hword 8 Block Da	ita Pavload			
Project:	BDW	TWOIG O DIOCK Da	ita i ayioaa			
Source:	PRM					
	2048					
Size (in bits):	0x00000000, 0x00000000, 0x00000000, 0x00000000					
Default Value:		0x00000000, 0x00000000, 0x000000000				
		0x00000000, 0x00000000, 0x00000000	· · · · · · · · · · · · · · · · · · ·			
		0x0000000, 0x00000000, 0x00000000				
		0x00000000, 0x00000000, 0x000000000				
		0x00000000, 0x00000000, 0x00000000				
		0x00000000, 0x00000000, 0x00000000 0x00000000, 0x00000000, 0x00000000				
		0x00000000, 0x00000000, 0x00000000				
		0x00000000, 0x00000000, 0x00000000				
	0x00000000,	0x00000000, 0x00000000, 0x000000000				
DWord	Bit	Desc	ription			
0.0-0.7	0.0-0.7 255:0 Hword0					
		Format:	U256			
		Specifies the Hword data for elemen	nt 0			
1.0-1.7	255:0	Hword1				
		Format:	U256			
		Specifies the Hword data for elemen	nt 1			
2.0-2.7	255:0	Hword2				
		Format:	U256			
		Specifies the Hword data for elemen	nt 2			
3.0-3.7	255:0	Hword3				
		Format:	U256			
		Specifies the Hword data for elemen	nt 3			
4.0-4.7	255:0	Hword4				
		Format:	U256			
		Specifies the Hword data for elemen	nt 4			
5.0-5.7	255:0	Hword5				
		Format:	U256			
		Specifies the Hword data for element 5				
6.0-6.7	255:0	Hword6				
		Format: U256				
		Specifies the Hword data for elemen	nt 6			
7.0-7.7	255:0	Hword7				
		Format:	U256			
		Specifies the Hword data for elemen	nt 7			



Hword Channel Mode Message Header Control

MHC_A64_CMODE - Hword Channel Mode Message Header							
			Control				
Project:		BDW					
Source:		PRM					
Size (in l	oits):	32					
Default Value: 0x00000000							
DWord	Bit	Description					
0	31	Reserved					
		Project:	All				
		Format:	MDC_CMODE				
		Specifies whether the read or write operation occurs on all 4 Dwords if any of those channel enables are set, or else only on the dwords whose corresponding channel enable is set.					
	30:0	Reserved	Reserved				
		Project:		All			
		Format:		Ignore			
		Ignored					

Hword Register Blocks Message Descriptor Control Field

MDC_DB_HW - Hword Register Blocks Message Descriptor Control Field							
Project:		BDW					
Source:		PRM					
Size (in bits):		2					
Default Value	:	0x00000000					
DWord	Bit	Description					
0	1:0	Register Blocks					
		Project:		All	All		
		Format:		Enur	Enumeration		
		Specifies the numb	er of Hword blo	cks to be read or written			
		Value	Name		Description		
		00h	HW1		1 Hword register		
		01h	HW2		2 Hword registers		
		02h	HW4		4 Hword registers		
		03h	HW8		8 Hword registers		



Ignored Message Header

MH_IGNORE - **Ignored Message Header**

Project: BDW

Source: DataPort 0

Size (in bits): 256

0x00000000, 0x00000000

Some messages require a message header or have an optional message header, but do not use any information in the header.

DWord	Bit	Description	
0-7	255:0	Reserved	
		Project:	All
		Format:	Ignore
		Ignored	



Inline Data Description for MFD_AVC_BSD_Object

Inline Data Description for MFD_AVC_BSD_Object

BDW Project: Source: VideoCS Size (in bits): 96

Default Value: 0x0000000, 0x00000000, 0x00000000

This structure includes all the required Slice Header parameters and error handling settings for

AVC_BSD_OBJECT Command (DW3DW5).								
DWord	Bit	Description						
0	31	Concealment Method This field specifies the method used for concealment when error is detected. If set, a copy from collocated macroblock location is performed from the concealment reference indicated by the ConCeal_Pic_Id field. If it is not set, a copy from the current picture is performed using Intra 16x16 Prediction method.						
		Value		Name	Description			
		0			Intra 16x16 Predic	ction		
		1			Inter P Copy			
	30	Init Current MB Number When set, the current Slice_Start_MB_Num, Slice_MB_Start_Hor_Pos and Slice_MB_Start_Vert_Pos fields will be used to initialize the Current_MB_Number register. effectively disables the concealment capability.						
	29	Intra PredMode (4x4/8x8 Luma) Error Control Bit						
		Project: BDW			BDW			
		This field controls if AVC decoder will fix Intra Prediction Mode if the decoded value is incorrect according to MB position						
		Value	Name	Description				
		0	,	AVC decoder will detect and fix IntraPredMode (4x4/8x8 Luma) Errors.				
		1		VC decoder will NOT detect IntraPredMode (4x4/8x8 Luma) Errors. The rong IntraPredMode value will be retaind.				
	28:27	MB Error Concealment B Temporal Prediction mode						
		These two bits control how the reference LO/L1 are overridden in B temporal slice.						
		Value	Name			•		
	00b		[Defaul	_	Both Reference Indexes L0/L1 are forced to 0 during Concealment			
		01b			Only Reference Index L1 is forced to 0; Reference Index L0 is forced to -1 Only Reference Index L0 is forced to 0; Reference Index L1 is forced to -1			
		10b	Danis	-	aex LU is forced to	U; Keterence Index L1 is forced to -1		
		11b Reserved Invalid						
	26	Reserved						
		Project				BDW		
		Format: MBZ						



MB Error Concealment B Temporal Motion Vectors Override Enable Flag

During MB Error Concealment on B slice with Temporal Direct Prediction, motion vectors are forced to 0 to improve image quality. This bit can be set to preserve the original weight prediction.

Value Name Description		Description	
0 [Default] Predicted Motion Vectors are used during MB Concealment		Predicted Motion Vectors are used during MB Concealment	
	1		Motion Vectors are Overridden to 0 during MB Concealment

24 MB Error Concealment B Temporal Weight Prediction Disable Flag

During MB Error Concealment on B slice with Temporal Direct Prediction, weight prediction is disabled to improve image quality. This bit can be set to preserve the original weight prediction.

Value	Name	Description	
0 [Default] Weight Prediction is Disabled during MB Concealment			
1		Weight Prediction will not be overridden during MB Concealment	

23:22 Reserved

Format: ME	MBZ
------------	-----

21:16 | Concealment Picture ID

This field identifies the picture in the reference list to be used for concealment. This field is only valid if **Concealment Method** is Inter P Copy.

Bit Filed	Value	Defenition
21	0	Frame Picture
21	1 Field picture	
20:16	All	Frame Store Index[4:0]

15 Reserved

	1
Format:	NAD 7
Format:	MBZ
11 0111141	11152

14 **BSD Premature Complete Error Handling**

BSD Premature Complete Error occurs in situation where the Slice decode is completed but there are still data in the bitstream.

Value	Name	Description	
1		Set the interrupt to the driver (provide MMIO registers for MB address R/W)	
0		Ignore the error and continue (masked the interrupt), assume the hardware automatically performs the error handling	

13 Reserved

Format:	MBZ
---------	-----

12 MPR Error (MV out of range) Handling

Software must follow the action for each Value as follow:

Value	Name	Description	
1		Set the interrupt to the driver (provide MMIO registers for MB address R/W)	
0		Ignore the error and continue (masked the interrupt), assume the hardware automatically performs the error handling	



11	Reserved	
	Format:	MBZ

10 Entropy Error Handling

Software must follow the action for each Value as follow:

Value	Name	Description	
1		Set the interrupt to the driver (provide MMIO registers for MB address R/W).	
0		Ignore the error and continue (masked the interrupt), assume the hardware automatically perform the error handling.	

9 Reserved

- 1		
		l
	Format:	11/107
	Format:	MBZ

8 MB Header Error Handling

Software must follow the action for each Value as follow:

Value	Name	Description	
1		Set the interrupt to the driver (provide MMIO registers for MB address R/W).	
0		Ignore the error and continue (masked the interrupt), assume the hardware automatically perform the error concealment.	

7:6 | MB Error Concealment B Spatial Prediction mode

These two bits control how the reference LO/L1 are overridden in B spatial slice.

Value	Name	Description
00b	[Default]	Both Reference Indexes L0/L1 are forced to 0 during Concealment
01b		Only Reference Index L1 is forced to 0; Reference Index L0 is forced to -1
10b		Only Reference Index L0 is forced to 0; Reference Index L1 is forced to -1
11b	Reserved	Invalid

5 **Reserved: MBZ**

4 MB Error Concealment B Spatial Motion Vectors Override Disable Flag

During MB Error Concealment on B slice with Spatial Direct Prediction, motion vectors are forced to 0 to improve image quality. This bit can be set to use the predicted motion vectors instead. This bit does not affect normal decoded MB.

Value	Name	Description
0	[Default]	Motion Vectors are Overridden to 0 during MB Concealment
1		Predicted Motion Vectors are used during MB Concealment

MB Error Concealment B Spatial Weight Prediction Disable Flag

During MB Error Concealment on B slice with Spatial Direct Prediction, weight prediction is disabled to improve image quality. This bit can be set to preserve the original weight prediction. This bit does not affect normal decoded MB.

Value	Name	Description
0	[Default]	Weight Prediction is Disabled during MB Concealment.
1		Weight Prediction will not be overridden during MB Concealment.



Inline Data Description for MFD_AVC_BSD_Object						
	2	Reserve	ed			
		Format: MBZ			MBZ	
	1	During I	MB Erro This bit	r Cond	ent P Slice Motion Vectors Override Disable Flag cealment on P slice, motion vectors are forced to 0 to improve image e set to use the predicted motion vectors instead. This bit does not affect	
		Value	Na	me	Description	
		0	[Defa	ult]	Motion Vectors are Overridden to 0 during MB Concealment	
		1			Predicted Motion Vectors are used during MB Concealment	
	0	During I	MB Erro This bit	r Cond	ent P Slice Weight Prediction Disable Flag cealment on P slice, weight prediction is disabled to improve image e set to preserve the original weight prediction. This bit does not affect	
		Value	Nan	ne	Description	
		0	[Defa	ılt] '	Weight Prediction is Disabled during MB Concealment.	
		1		'	Weight Prediction will not be overridden during MB Concealment.	
1	31:16	First MB Byte Offset of Slice Data or Slice Header				
					Programming Notes	
		MFX supports only DXVA2 Long and Short Format.				
	15:8	Reserve	ed			
		Format	:		MBZ	
	7	Fix Prev Mb Skipped Enables an alternative method for decoding mb_skipped, to cope with an encoder that codes a skipped MB as a direct MB with no coefficient.				
	6:5	Reserve	ed			
		Format	:		MBZ	
	4	Emulati	on Pre	ventio	n Byte Present	
		Value	Nar	ne	Description	
		0		F	H/W needs to perform Emulation Byte Removal	
		1		F	H/W does not need to perform Emulation Byte Removal	
	3		ded for		error concealment at the end of a picture. It is also needed to know to set re correctly.	
		Value	Name		Description	
		1		If the	current Slice to be decoded is the very last slice of the current picture.	
		0			current Slice to be decoded is any slice other than the very last slice of urrent picture	



	Inline Data Description for MFD_AVC_BSD_Object					
	2:0	First Macroblock (MB)Bit Offset				
		Exists If:		//AVC Long Format Only		
		Format:		U3		
		This field provide	s the bit	t offset of the first macroblock of the Slice in the first byte of the input		
		compressed bitstr	eam.			
2	31	I Slice Concealme				
Project: BDW			how AV	/C decoder handle MB concealment in I Slice		
BDW		Value		Name		
		0		Intra Concealment		
		1		Inter Concealment		
				Programming Notes		
		(programmed usi	ng "Cor	nter Concealment), driver must provide a valid reference picture ncealment Reference Picture" field) for concealment reference ight prediction is disabled and motion vectors are forced to 0 as well.		
	30	Reserved				
		Format:		MBZ		
	29:24	Concealment Ref	erence	Picture + Field Bit		
		Format:		U6		
		wants to specify of	one con	oncealment reference picture for hardware to conceal in case driver acealment picture. This field matches with the DPB order sent to ies to all I/P/B slices		
		Bit Filed Value		Defenition		
		29 MBZ	is rese	rved for future expansion		
		28:25 All	Refere	nce PIcture Number		
		24 All	Field B	Bit(if the current picture is a field picture [Frame picture must be 0]		
	23	P Slice Concealm This field controls		ode /C decoder handle MB concealment in P Slice		
		Value		Name		
		1		Intra Concealment		
		0		Inter Concealment		
	22:19	Reserved				
		Format:		MBZ		



18:16 P Slice Inter Concealment Mode

This field controls how AVC decoder select reference picture for Concealment in P Slice.

Value	Name	Description		
000b		Top of Reference List L0 (Use top entry of Reference List L0)		
001b		Driver Specified Concealment Reference		
010b		Predicted Reference (Use reference picture predicted using P-Skip Algorithm)		
011b		Temporal Closest (Using POC to select the closest forward picture) [For L0: Closest POC smaller than current POC]		
100b		First Long Term Picture in Reference List L0 (If no long term picture available, use Temporal Closest Picture)		
101b-111b	Reserved			

15 **B Slice Concealment Mode**

This field controls how AVC decoder handle MB concealment in B Slice

Value	Name
1	Intra Concealment
0	Inter Concealment

14 Reserved: MBZ

13:12 B Slice Inter Direct Type Concealment Mode

AVC decoder can use Spatial or Temporal Direct for B Skip/Direct. This field determine can override the mode on how AVC decoder handles MB concealment in B slice.

Value	Name	Description
00b		Use Default Direct Type (slice programmed direct type)
01b		Forced to Spatial Direct Only
10b		Forced to Temporal Direct Only
11b		Spatial Direct without Temporal Componenet (MovingBlock information)

11 Reserved

Format: MBZ

10:8 | B Slice Spatial Inter Concealment Mode

This field controls how AVC decoder select reference picture for Spatial Inter Concealment in B Slice.

Value	Name	Description
000b		Top of Reference List L0/L1 (Use top entry of Reference List L0/L1).
001b		Driver Specified Concealment Reference
011b		Temporal Closest (Using POC to select the closest forward picture) [For L0: Closest POC smaller than current POC] [For L1: Closest POC larger than current POC]
100b		" First Long Term Picture in Reference List LO/L1 (If no long term picture available, use Temporal Closest Picture)
101b-111b	Reserved	



7 Reserved: MBZ

6:4 **B Slice Temporal Inter Concealment Mode**

This field controls how AVC decoder select reference picture for Temporal Inter Concealment in B Slice

D Slice		
Value	Name	Description
000b		Top of Reference List L0/L1 (Use top entry of Reference List L0/L1)
001b		Driver Specified Concealment Reference
010b		Predicted Reference (Use reference picture predicted using B-Skip Algorithm)
011b		" Temporal Closest (Using POC to select the closest forward picture) [For L0: Closest POC smaller than current POC] [For L1: Closest POC larger than current POC]
100b		First Long Term Picture in Reference List L0/L1 (If no long term picture available, use Temporal Closest Picture)
101b-111b	Reserved	

3:2 **Reserved: MBZ**

Intra 8x8/4x4 Prediction Error Concealment Control Bit

This field controls if AVC goes into MB concealment mode (next MB) when an error is detected on Intra8x8/4x4 Prediction Mode (these 2 modes have fixed coding so it may not affect the bitstream.

Value	Name	Description
0		AVC decoder will NOT go into MB concealment when Intra8x8/4x4 Prediction mode is incorrect.
1		AVC decoder will go into MB concealment when Intra8x8/4x4 Prediction mode is incorrect.

Intra Prediction Error Control Bit (applied to Intra16x16/Intra8x8/Intra4x4 Luma and Chroma)

This field controls if AVC decoder will fix Intra Prediction Mode if the decoded value is incorrect according to MB position.

Value	Name	Description
0		AVC decoder will detect and fix Intra Prediction Mode Errors.
1		AVC decoder will retain the Intra Prediction value decoded from bitstream.



Inline Data Description - VP8 PAK OBJECT

		In	line	Data Description - VP8 P	AK OBJECT		
Project:		ВГ	OW				
Source:		VideoCS					
Size (in b	Size (in bits): 128						
Default \	/alue:	0×	(00000	000, 0x00000000, 0x00000000, 0x00000000)		
This stru	ucture o	correspoi	nds to I	Dw36 of MFX_VP8_PAK_OBJECT Comman	d.		
DWord	Bit	<u> </u>		Description			
0	31:23	Reserve	d	-			
		Format	:		MBZ		
	22:20	MV For	mat(M	otion Vector Size)			
		Exists If	:	//IntraMbFlag = 0			
		This fiel	d speci	fies the size and format of the output mot	ion vectors.		
		Value		Name	Description		
		000b	Intra N	1B	No Motion vectors		
		100b	Inter P Mode	redict MB (Unpacked Motion Vector	Sixteen Motion Vectors Per MacroBlock		
		Others	Reserv	ed			
				Programming Not	es		
		This fiel	ld MBZ	when the IntraMbFlag = 1.			
	19:18	Segmen	ntID				
		Format			U2		
		Segmer					
	17	Enable (•			
		Value	Name	Descrip			
		1		Magnitude of coefficients of the current N matrix after quantization	AB is clamped based on the clamping		
		0	0 No Clamping				
	16:14	Reserve	ed				
		Format	•		MBZ		
	13	Intra M	B Flag				
		This field specifies whether the current macroblock is an Intra (I) Macroblock. For Key pictur (IsKyeFrameFlag DW2, bit[5] of MFX_VP8_PIC_STATE), this field must be set to 1.					
	lame						
Programming Notes							
		For I-pi	cture N	IB (Intra MB Flag =1), this field must be set	t to 1.		



Inline Data Description - VP8 PAK OBJECT

12:11 RefPicSelect

This field specifies which reference pic (among Last Frame, Golden Frame and Alt Frame) is selected for the current macroblock when Intra MB Flaq = 0.

zorostou ron uno cum one muchos poete minor sinua mis riugi o r					
Value	Name				
00b	Last Frame				
01b	Golden Frame				
10b	Alt Frame				

10:8 | MB Type 3-Bits - Inter/Intra MB

MB Type 3 Bits [10:8] specifies InterMB MV mode configurations: 16x16 or $2 \cdot 16x8$ or $4 \cdot 8x8$ or $16 \cdot 4x4$ when Intra MB Flag = 0 and bit [8] = IntraMB mode configurations: 4x4 or 16x16 when Intra MB Flag = 1

me riag 1				
Value	Name	Description		
000b	16x16	Inter MB Only DW 6 bits 3:0 are used to indicate MVMode, MVMode can't be split		
001b	2 16x8 (mv_Top Bottom)	Inter MB [10:8] Split MV is inferred. DW5 bits[3:0] are used for MVMode for first 16x8 partition, DW6 bits[3:0] are used for MVMode for second 16x8 partition.		
010b	2 8 x16 (mv_left_right)	Inter MB [10:8] Split MV is inferred. DW5 bits[3:0] are used for MVMode for first 8x16 partition, DW5 bits[11:8] are used for MVMode for second 8x16 partition.		
011b	4 8x8 (mv_quarters)	Inter MB [10:8] Split MV is inferred. DW5 bits[3:0] are used for MVMode for first 8x8 partition. DW5 bits[11:8] are used for MvMode for second 8x8 partition. DW6 bits[3:0] are used for MVMode for third 8x8 partition. DW6 bits[11:8] are used for MVMode for fourth 8x8 partition.		
100b	16 4x4 (mv_16)	Inter MB [10:8] Split MV is inferred. There are 16 partitions. Each Sub-block uses 4 bits in DW6 and DW7.		
0b	16x16	Intra MB [8] Only DW5, bits[3:0] are used for Y mode. For B_PRED, "16 4x4" should be used which implies B_PRED mode.		
1b	16 4x4	Intra MB [8] All bits in DW5 and DW6 are used to represent B_PRED modes (Bmodes) in each sub-blocks.		

7:6 **Reserved**

Format: MBZ

5:4 MB UV Mode

Value	Name
0	DC_PRED
1	V_PRED
2	H_PRED
3	TM_PRED

3 Reserved

Format: MBZ



			Description - VP8 PAK OBJECT					
	2	Skip MB Flag This field is equivalent to mb_skip_flag in VP8 spec.						
		rnis neiù is equivalent to r	Programming Notes					
		By setting this field to 1 in	t forces an Inter MacroBlock to be encoded as a skipped MacroBlock					
	1:0	Reserved	t lorses all lines interestock to be effected as a skipped macrobiotic					
	1.0	Format:	MBZ					
1	31.24	Reserved						
-	31.21	Format:	MBZ					
	23:16	MbYCnt (Vertical Origin)	<u> </u>					
		Format:	U8 Unit of MacroBlock					
		This field specifies the ver macroblocks.	tical origin of current macroblock in the destination picture in units o					
	15:8	Reserved						
		Format:	MBZ					
	7:0	MbXCnt (Horizontal Orig	gin)					
		Format:	U8 Unit of MacroBlock					
		This field specifies the horizontal origin of current macroblock in the destination picture in units of macroblocks.						
2	31:28	B Mode for SubBlock7 (Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.						
	27:24	B Mode for SubBlock6 (Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.						
	23:20	B Mode for SubBlock5 (Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.						
	19:16	B Mode for SubBlock4 (Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.						
	15:12	B Mode for SubBlock3 (Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.						
	11:8	B Mode for SubBlock2 (Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.						
	7:4	B Mode for SubBlock1 (Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.						
	3:0	B Mode for SubBlock0 (Y	/ mode for the macroblock in non-B mode) Assignments refer to the assignment lists below this table.					
3	31:28	B Mode for SubBlock15 ((Y mode for the macroblock in non-B mode) Assignments refer to the assignment lists below this table.					
	27:24	B Mode for SubBlock14(Y mode for the macroblock in non-B mode) Assignments refer to the assignment lists below this table.					
	23:20	B Mode for SubBlock13(Y mode for the macroblock in non-B mode) Assignments refer to the assignment lists below this table.					
	19:16	6 B Mode for SubBlock12(Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.						



	Inline Data Description - VP8 PAK OBJECT					
15:1	B Mode for SubBlock11(Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.					
11:	B Mode for SubBlock10 (Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.					
7:4	B Mode for SubBlock9 (Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.					
3:0	B Mode for SubBlock8 (Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.					



INTERFACE_DESCRIPTOR_DATA

			INTI	ERFAC	CE_DES	CRIPTOR_DATA		
Project:		В	DW					
Source:		RenderCS						
Size (in b	Size (in bits): 256							
Default \	/alue:		x00000000, 0: x000000000, 0:			000, 0x00000000, 0x00000000, 0x00000000,		
DWord	Bit					Description		
0	31:6	Kernel	Start Pointer	•				
		Format	t:	Instructio	nBaseOffse	et[31:6]Kernel		
		-	es the 64-byte to the Instru	_		set of the first instruction in the kernel. This pointer is		
-	5:0	Reserve				,		
1		Reserve						
_	15:0		Start Pointer	High				
	_5.5	Format			nBaseOffse	t[47:32]Kernel		
		This fie				rting address of the Kernel Pointer.		
2	31:20	Reserve	ed					
-	19	Denorn	n Mode					
		This fiel	d specifies ho	w denor	malized nur	mbers are handles in the dispatched thread.		
		Value	Name			Description		
		0h	Ftz			shed to zero when appearing as inputs, denorms will nstructions.		
		1h	SetByKernel	Denorm	s will be ha	ndled in by kernel.		
-	18	_	Program Flow		rogram has	s a single program flow (SIMDnxm with m = 1) or		
		-	e program flo	-	_			
			Va	lue		Name		
		0h				Multiple		
		1h				Single		
-	17	Thread	Priority					
		Specifie	s the priority	of the th	read for dis	patch.		
			Value			Name		
Oh Normal Priority					ority			
		1h High Priority						
	16		Floating Point Mode Specifies the floating point mode used by the dispatched thread.					
		Value Name Oh IEEE-754						
		1h				Alternate		



	INTERFACE_DESCRIPTOR_DATA							
	15:14	Reserved						
		Format:			MBZ			
	13	Illegal Opcode Exception Enable						
		Format:		Enable	е			
		This bit gets lo	aded into EU CR0.1[12] (note the bi	t # diffe	erence). See <i>Exceptions and ISA</i>			
		Execution Enviro	onment.					
	12	Reserved			T 1			
		Format:			MBZ			
	11	Mask Stack Ex	ception Enable	1				
		Format:		Enable				
			aded into EU CR0.1[11]. See Exception	ons and	I ISA Execution Environment.			
	10:8	Reserved			T 1			
		Format:			MBZ			
	7	Software Exce	ption Enable	1				
		Format:		Enable				
		This bit gets loaded into EU CR0.1[13] (note the bit # difference). See Exceptions and ISA						
	6.0	Execution Environment.						
	6:0	Reserved		MD7				
		Format:			MBZ			
3	31:5	Sampler State Pointer						
		Format:	DynamicStateOffset[31:5]SAMPLE					
		Specifies the 32-byte aligned address offset of the sampler state table. This pointer is relative to the Dynamic State Base Address. This field is ignored for child threads.						
	4:2	Sampler Coun		· ·				
		Format:			U3			
		Specifies how i	many samplers (in multiples of 4) th	e kerne	el uses. Used only for prefetching the			
		associated sampler state entries. This field is ignored for child threads. If this field is not zero, sampler state is prefetched for the first instance of a root thread upon the startup of the media						
		sampler state is pipeline.	prefetched for the first instance of a	root th	read upon the startup of the media			
		Value		Nan	ne			
		[0,4]						
		0h	No samplers used					
		1h	Between 1 and 4 samplers used					
		2h	Between 5 and 8 samplers used					
		3h	Between 9 and 12 samplers used					
		4h	Between 13 and 16 samplers used	4				
	1:0	Reserved						
	1.0	Format:			MBZ			
4	31:16	Reserved						
	31.10	Format:			MBZ			
		L						



INTERFACE_DESCRIPTOR_DATA

15:5 **Binding Table Pointer**

Format: SurfaceStateOffset[15:5]BINDING_TABLE_STATE*256

Specifies the 32-byte aligned address of the binding table. This pointer is relative to the **Surface State Base Address**. *This field is ignored for child threads*.

4:0 **Binding Table Entry Count**

Format: U5

Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state. This field is ignored for child threads. If this field is not zero, binding table and surface state are prefetched for the first instance of a root thread upon the startup of the media pipeline.

Value	Name
[0,31]	

Programming Notes

The maximum number of prefetched binding table entries is limited to 31. For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache.

5 | 31:16 | Constant/Indirect URB Entry Read Length

Format: U16

Specifies the amount of URB data read and passed in the thread payload for the Constant or Indirect URB entry, in 8-DW register increments. A value 0 means that no Constant or Indirect URB Entry will be loaded. The Constant URB Entry Read Offset field will then be ignored. In GPGPU mode this describes how much data is delivered in a single dispatch. Multiple dispatches in a thread group will deliver constant data offset by this value. The total amount of constant data is (Constant URB Read Length * Number of Threads in GPGPU Thread Group + Cross-Thread Constant Data Read Length).

If **Cross-Thread Constant Data Read Length** for Indirect is greater than 0, then this field must also be greater than 0.

The allowed combinations are:

Constant/Indirect URB Entry Read Length Entry Read Length	Cross-Thread Constant Data Read Length	Notes
=0	=0	No Payload
>0	=0	Per-thread payload only
>0	>0	Both kinds of payload
=0	>0	Only for CURBE payloads

Value	Name
[0,63]	



	INTERFACE_DESCRIPTOR_DATA						
	15:0	Constant URB Entry Read Offset					
		Format: U16					
		Specifies the offset (in 8-DW units) at which Constant URB data is to be read from the URB					
		before being included in the thread payload. Value Name Description					
		[0,1983]		Indicating [0,198	Indicating [0,1983] 256-bit register increments. ROB has 64KB of storage; 2048		
		entries. However, lowest 64 entries are reserved for VFE/TS to stordescriptor data. Hence, (URB Entry Read Offset + Read Length) shexceed 1984.					
6	31:24	Reserved	l				
		Format:					MBZ
	23:22	Rounding	g Mode)			
		Format:					U2
		Valu	e	Nam	e		Description
		00b	R	TNE [Default]		Round t	o Nearest Even
		01b R		RU		Round toward +Infinity	
		10b R		RD		Round toward -Infinity	
		11b RTZ			Round toward Zero		
	21	Barrier Enable					
		Format: Enable					
		This field specifies whether the thread group requires a barrier. If not, it can be dispatched without allocating one.					
	20:16	Shared L	ocal Me	emory Size			
		Project:			BDW		
		Format:			U5		
							thread group requires. The amount is 0, 4k, 8k, 16k, 32k and 64k per half-slice.
				lue			Name
		0			Encodes 0k		
		1			Encodes 4k		
		2			Encodes 8k		
		4			Encodes 16k		
		8			Encodes 32k		
		16			Encodes 64k		
					Programn	ning Not	tes
		If SLMSize > 0, then a barrier must also be allocated.					



		INTERFACE_DESCR	IPTOR	DATA		
	15	Reserved				
		Project:	BDW*:A0			
		Format:	MBZ			
	14:10	Reserved				
		Format:		MBZ		
	9:0	Number of Threads in GPGPU Thread Grou	ıp			
		Project:		BDW		
		Format:		U10		
		maximum value is the number of threads in a subslice for local barriers. See vol1b Configurations for the number of threads per subslice for different products. The maximum value for global barriers is limited by the number of threads in the system, or by 511, whichever is lower. This field should not be set to 0 even if the barrier is disabled, since an accurate value is needed for proper pre-emption.				
7	31:8	Reserved				
		Format:		MBZ		
	7:0	Cross-Thread Constant Data Read Length				
		Format: U8				
		Specifies the amount of constant data in CURBE in 8-DW register increments which will be ser to every thread in the thread group in addition to the per thread ids specified by Constant UR Entry Read Length .				
		Value		Name		
		[0,127]				



INTERRUPT

INTERRUPT

Project: BDW Source: PRM

Access: RO, R/W, R/WC, R/W

Size (in bits): 128

Default Value: 0x00000000, 0xFFFFFFFF, 0x00000000, 0x00000000

See the Interrupt Definition Tables to find the source event for each interrupt bit. There are multiple instances of this register format.

this regis	ster fo	ormat.		
DWord	Bit		Description	
0	31:0	ISR		
		Access:		RO
			pt Status Register Bits. This field con The IMR selects which of these interro	tains the non-persistent values of the upt conditions are reported in the
		Value	1	Name
		0b	Condition Doesn't exist	
		1b	Condition Exists	
Restriction				
		Some inputs to this	register are short pulses. Do not use	this register to sample these conditions.
1	31:0	IMR		
		Access:		R/W
		These are the Interruinterrupt bits from th	ains a bit mask which selects which	
		Value		Name
		FFFFFFF	All interrupts masked [Default]	
		0b	Not Masked	
		1b	Masked	
			Restriction	
			dividual GT command streamer MASI	upt events. Instead program this IMR to C bits in the GT register space. This



	INTERRUPT							
2	31:0	IIR						
		Access:		R	R/WC			
		These are the Interrupt Identity Register Bits. This field holds the persistent values of the bits from the ISR which are unmasked by the IMR. The IER enables an interrupt to be ger when the corresponding bit in the IIR becomes set. A disabled interrupt will still appear in Bits set in this register will remain set (persist) until the interrupt condition is cleared by v '1' to the appropriate bits.						
		Value			Na	ame		
		0b	Condition Not Det	ected				
		1b	Condition Detected	d				
		Programming Notes						
	For each bit, the IIR can store a second pending interrupt if two or more of conditions occur before the first condition is cleared. Upon clearing the first will momentarily go low, then return high to indicate there is second interr					clearing the first interrupt, the IIR bit		
3	31:0	IER						
		Access:				R/W		
		These are the Interrupt Enable Register Bits. The field enables an interrupt to be gene the corresponding bit in the IIR becomes set. A disabled interrupt will still appear in the						
		Val	ue			Name		
		0b		Disabled				
		1b		Enabled				
			Pro	ogramming N	lote	s		
		The master interrupt enable must be set to 1b for any of these enabled interrupts to propagate to PCI device 2 interrupt processing.						

Command Reference: Structures



Invalidate After Read Message Descriptor Control Field

MDC	_IA	R - Invalidate After Read	Message Descriptor Control	Field		
Project:		BDW				
Source:		PRM				
Size (in b	oits):	1				
Default \	/alue	e: 0x00000000				
DWord	Bit	Description				
0	0	Reserved				
		Project:	All			
		Format:	MBZ			
	Previously, this Enable field was intended to optimize scratch and spill/fill read messages, where the memory was only used by a single thread and did not need to be maintained after the thread completed. If enabled, it caused all lines in the L3 cache accessed by the message to be invalidated after the read occurred, regardless of whether the line contained modified data. It was intended as a performance hint indicating that the data would no longer be used to avoid writing back data to memory.			nread lidated ded as		



JPEG

		JPEG				
Project:		BDW				
Source:		VideoCS				
Size (in b	oits):	16				
Default \	/alue:	0x00000000				
DWord	Bit	Description				
0	15:5	Reserved				
		Format: MBZ				
	4 Inconsistent VLD SE Error This flag indicates an inconsistent SE coded in the bit-stream. Bit-stream does not match any entries in the hauffman table.					
	3	Extra Block Error This flag indicates extra block coded within an ECS data boundary.				
	2 Missing block Error This flag indicates one or more blocks are missing within an ECS data boundary.					
	1 Extra ECS Error This flag indicates extra ECS' coded in the bit-stream SCAN payload data.					
	0 Missing ECS Error This flag indicates one or more ECS' are missing from the bit-stream SCAN payload data.					



LOD Message Address Payload Control

MA	MACD_LOD - LOD Message Address Payload Control				
Project:	BDW				
Source:	PRM				
Size (in bits):	32				
Default Value:	0x000000	000			
DWord	Bit		С	Description	
0	31:4	Reserved			
		Project:		All	
		Format:		MBZ	
		Ignored			
	3:0	LOD			
		Project:			All
		Format:			U4
		Specifies the LOD for this slot.			
		Value	Value Name De		
		[0,14]		representing LOD	



Lower Oword Block Data Payload

MDP_OW1L - Lower Oword Block Data Payload					
Project:	BDW				
Source:	PRM				
Size (in bits):	256				
Default Value:	Default Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000				
DWord	Bit	Description			
0.0-0.3	127:0	Oword			
		Project:		All	
		Format:		U128	
	Specifies the upper Oword data element				
0.4-0.7	127:0 Reserved				
		Project:	Al	I	
		Format:	Igi	nore	
		Ignored			



MEDIA SURFACE STATE

MEDIA SURFACE STATE

Project: **BDW** Source: **PRM**

Exists If: //([MessageType] == 'Deinterlace') OR ([MessageType] == 'Sample_8x8')

Size (in bits):

Default Value:

0x00000000, 0x00000000

This is th	This is the SURFACE_STATE used by only deinterlace, sample_8x8, and VME messages.						
DWord	Bit		Description				
0	31:0	Reserved: N	ЛВZ				
1	31:18	Height					
		Format:			U14-	1	
			This field specifies the height of the surface in units of pixels. For PLANAR surface formats, this field indicates the height of the Y (luma) plane.				
		Value	Name	Description		Exists If	
		[0,16383]		representing heights [1,16384]		[Surface Type] != FM_STRBUF_*	
		Programming Notes					
		-		1) must be a multiple of 2 for Fees the height of the field, not the		AR_420 surfaces.If Vertical Line Stride ght of the frame.	
	17:4	Width					

Format:

U14-1

This field specifies the width of the surface in units of pixels. For PLANAR surface formats, this field indicates the width of the Y (luma) plane.

Value	Name	Description	Exists If
[0,16383]		representing widths [1,16384]	[Surface Type] != FM_STRBUF_*

Programming Notes

- The Width specified by this field multiplied by the pixel size in bytes must be less than or equal to the surface pitch (specified in bytes via the Surface Pitch field).
- Width (field value + 1) must be a multiple of 2 for PLANAR_420, PLANAR_422, and all YCRCB_* and Y16_UNORM surfaces, and must be a multiple of 4 for PLANAR_411 and Y8_UNORM_VA surfaces.
- For deinterlace messages, the Width (field value + 1) must be a multiple of 8.
- For Y8_UNORM_VA format width should be in multiple of 4, for Y16_UNORM_VA format width should be in multiple of 2, for Y1 UNORM format width should be in multiple of
- When Address Control = Mirror, the total width should be in multiple of 4bytes.

Width (field value + 1) must be a multiple of 2 for PLANAR 420 16



MEDIA_SURFACE_STATE

3:2 **Picture Structure**

Specifies the encoding of the current picture.

Value	Name
00b	Frame Picture
01b	Top Field Picture
10b	Bottom Field Picture
11b	Invalid, not allowed

1:0 | Cr(V)/Cb(U) Pixel Offset V Direction

Default Value:	0
Format:	U0.2

Specifies the distance to the U/V values with respect to the even numbered Y channels in the V direction

Programming Notes

This field is ignored for all formats except PLANAR_420_8

2 31:27 **Surface Format**

Specifies the format of the surface. All of the Y and G channels will use table 0 and all of the Cr/Cb/R/B channels will use table 1.

Note: Y8_UNORM_VA, Y16_UNORM and Y16_SNORM are used for all functions of sample_8x8 except AVS where rest of the formats are not used. These two formats are packed as 32bits in L1 though the individual pixels are either 8bpp or 16bpp respectively.

Value	Name	Description
0	YCRCB_NORMAL	
1	YCRCB_SWAPUVY	
2	YCRCB_SWAPUV	
3	YCRCB_SWAPY	
4	PLANAR_420_8	
5	Y8_UNORM_VA	Sample_8x8 only except AVS
6	Y16_SNORM	Sample_8x8 only except AVS
7	Y16_UNORM_VA	Sample_8x8 only except AVS
8	R10G10B10A2_UNORM	Sample_8x8 only
9	R8G8B8A8_UNORM	Sample_8x8 AVS only
10	R8B8_UNORM (CrCb)	Sample_8x8 AVS only
11	R8_UNORM (Cr/Cb)	Sample_8x8 AVS only
12	Y8_UNORM	Sample_8x8 AVS only
13	A8Y8U8V8_UNORM	Sample_8x8 AVS only
14	B8G8R8A8_UNORM	Sample_8x8 AVS only
15	R16G16B16A16	Sample_8x8 AVS only
16	Y1_UNORM	Sample_8x8 only for boolean surfaces (1bit/pixel)



	MEDIA_SURFACE_STATE				
	Others Rese	rved			
26	Interleave Ch	oma			
	Format:			Er	nable
					aved in a single plane rather than stored as
		lanes. Th	is field is only	used for PLANA	AR surface formats.
25:22	Reserved				MP7
	Format:				MBZ
21	Address Cont	rol			
	Value		Na	me	Description
	0		CLAMP		Clamp
	1		MIRROR		Mirror
20:3	Surface Pitch				
	Format:		U18-1 pi	tch in Bytes	
	This field spec	ifies the	surface pitch ir	ı (#Bytes - 1).	
	Value	Name			Description
	[0,262143]		For other linear surfaces: representing [1B, 256KB]		
	[511, 262143]		For X-tiled su	rface: represent	ting [512B, 256KB] = [1 tile, 512 tiles]
	[127, 262143]		For Y-tiled su	rfaces: represer	nting [128B, 256KB] = [1 tile, 2048 tiles]
				<u> </u>	N-A
	Fantiled and	41		Programming I	
		•		•	e tile widthIf Half Pitch for Chroma is set, ed surfaces, or a multiple of 2 bytes for
			•		and reference picture should be declared
	as the identical type in VDI mode with identical Height, Width and Format.				
2	Half Pitch for Chroma				
	Format:	Enable			
	This field indicates that the chroma plane(s) will use a pitch equal to half the value specified the Surface Pitch field. This field is only used for PLANAR surface formats.			• •	
	the Surface Pit	ch field.			
	Must be Zero	ac thic fi	eld is not used	Programming N	NOTES
	Iviust be Zero	as this fi	eid is not used		



			MEDIA_S	SURFACE_STAT	TE .	
	1:0	Tile Mode				
		Format:	U2 E	Enumerated Type		
		•	• •	, ,	lajor, XMajor, or YMajor) employed to	
			e. See Memory Inte		ils on memory tiling and restrictions.	
		Value Name			Description	
		0h	TILEMODE_LINE	AR	Linear mode (no tiling)	
		1h	Reserved		Reserved	
		2h	TILEMODE_XMA	JOR	X major tiling	
		3h	TILEMODE_YMA	JOR	Y major tiling	
				Donas and San Mark		
				Programming Not		
		Refer to <i>Memory Data Formats</i> for restrictions on TileMode direction for the various buffer types. (Of particular interest is the fact that YMAJOR tiling is not supported for display/overlay buffers).				
		 The corresponding cache(s) must be invalidated before a previously accessed surface is accessed again with an altered state of this field. Linear surfaces can be mapped to Main Memory (uncached) or System Memory (cacheable, snooped). Tiled (X/Y/W) surfaces can only be mapped to Main Memory. 				
					only be mapped to main memory.	
3	31:30	Reserved			lau	
		Project:			All	
		Format:			MBZ	
	29:16	X Offset for U	J(Cb)	111.4 8: 1.0%		
		Format:		U14 Pixel Offset		
		Description				
		11		rfaces this field specifies the horizontal offset in pixels from the Surface Base art (origin) of the surface.		
		For Planar surfaces this field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled.				
		Programming Notes				
		For PLANAR_pixels.	420 and PLANAR_4	422 surface formats, this	field must indicate an even number of	
	15:14	Reserved				
		Format:			MBZ	



			MEDIA_S	SURFACE_STAT	ΓE
13	3:0	Y Offset fo	or U(Cb)	_	
		Format:		U14 Row Offset	
				Description	
		For non ni	apar curfaces this field	Description	fset in pixels from the Surface Base
			the start (origin) of t		iset in pixels from the surface base
			the start (origin) of t		n rows from the Surface Base cerleaved UV plane if Interleave
4 31	L:30	Reserved			
		Format:			MBZ
29	9:16	X Offset fo	or V(Cr)		
		Exists If:	//([Surface Format] is	one of planar) AND ([In	terleave Chroma] == '0')
		Format:	U14 Pixel Offset		
				Description	
			pecifies the horizonta the V(Cr) plane.	l offset in pixels from the	e Surface Base Address to the start
				Programming Note	es
		For PLANA pixels.	R_420 and PLANAR_4	122 surface formats, this	field must indicate an even number of
1	15	Reserved			
		Format:			MBZ
14	4:0	Y Offset fo	r V(Cr)		
		Exists If:	//([Surface Format] is	one of planar) AND ([In	terleave Chroma] == '0')
		Format:	U15 Row Offset		
				Description	
			pecifies the veritical c the V(Cr) plane.	offset in rows from the Su	urface Base Address to the start
				Programming Note	es
		This field n	nust indicate a multip	le of 4 (bit 0 & 1 = 00).	



			MED	IA_SURFACE_STAT	ГЕ
5	31	Vertical Lin	e Stride		
		Project:	BDW		
		Format:	U1 in lines to	o skip between logically adjac	ent lines
		between log	ically adjacent	lines - provides support of int Stride must be zero.	ifies number of lines (0 or 1) to skip erleaved (field) surfaces as textures.For
				Workaround	
		invalidates			the sampler between sampler cache oth RENDER_SURFACE_STATE and
	30	Vertical Lin	e Stride Offset		
		Project:	BDW		
		Format:	U1 in lines of	initial offset (when Vertical Lir	ne Stride == 1)
					cifies the offset of the initial line from Line Stride Offset must be zero.
				Programming Note	es
		This field m	oust be set to 0	if Vertical Line Stride is 0.	
2	29:24	Reserved			
2	23:20	Reserved			
		Format:			MBZ
1	9:18	Reserved			
		Format:			MBZ
1	17:7	Reserved			
	Format: MBZ				MBZ
	6:0	Surface Memory Object Control State			
		Default Val	ue:	0h DefaultVaueDesc	
		Project:		BDW	
		Format:		MEMORY_OBJECT_CONTROL	L_STATE
				arious state commands and in butes related to memory obje	,



		MED	IA_SURFACE_STAT	Έ		
6	31:0	Surface Base Address				
		Project:	BDW			
		Format:	GraphicsAddress[31:0]			
		Specifies the low 32 bits	of the byte-aligned base address			
			Programming Note			
		For SURFTYPE_BUFFER render targets, this field specifies the base address of first element of the surface. The surface is interpreted as a simple array of that single element type. The address must be naturally-aligned to the element size (e.g., a buffer containing R32G32B32A32_FLOAT elements must be 16-byte aligned). For SURFTYPE_BUFFER non-rendertarget surfaces, this field specifies the base address of the first element of the surface, computed in software by adding the surface base address to the byte offset of the element in the buffer. Mipmapped, cube and 3D sampling engine surfaces are stored in a 'monolithic' (fixed) format, and only require a single address for the base texture. Linear render target surface base addresses must be element-size aligned, for non-YUV surface formats, or a multiple of 2 element-sizes for YUV surface formats. Other linear surfaces have no alignment requirements (byte alignment is sufficient.) Linear depth buffer surface base addresses must be 64-byte aligned. Note that while render targets (color) can be SURFTYPE_BUFFER, depth buffers cannot. Tiled surface base addresses must be 4KB-aligned. Note that only the offsets from Surface Base Address are tiled, Surface Base Address itself is not transformed using the tiling algorithm. For tiled surfaces, the actual start of the surface can be offset from the Surface Base Address by the X Offset and Y Offset fields. Certain message types used to access surfaces have more stringent alignment requirements. Please refer to the specific message				
7	31:16	Reserved				
		Format:		MBZ		
	15:0	Surface Base Address High				
		Format:	GraphicsAddress[47:32]			
		Specifies the high 16 bits of the byte-aligned base address of the surface. Refer to Surface Bas Address [31:0] for programming notes applying to this field.				



MEMORY OBJECT CONTROL STATE

MEMORY OBJECT CONTROL STATE

Project: BDW Source: PRM Size (in bits): 7

Default Value: 0x00000000

DWord Bit Description

0 6:5 Memory Type:LLC Cacheability Control

This is the field used in the GT interface block to determine what type of access is generated to Uncore. For the cases where LLC is set, cacheable transactions are generated to enable LLC usage for particular streams.

Value	Name	Description
00b	UC with Fence (if coherent cycle)	Use Cacheability Controls from page table
01b	UC (Uncacheable)	non-cacheable
10b	WT	Writethrough
11b	WB	Writeback

4:3 Target Cache

This field controls the L3\$ and, LLC for a given surface. Setting of "00" points to PTE settings which defaults to LLC. Setting of "01", allocates into LLC. Setting of "10" allows the line to be allocated in LLC. Setting of "11" is the only option for a memory access to be allocated in L3\$ as well as LLC.

Value	Name
00b	Reserved
01b	LLC Only
10b	LLC
11b	L3, LLC

2 Reserved

1:0 Age for QUADLRU

This field allows the selection of AGE parameter for a given surface in LLC. If a particular allocation is done at youngest age ("0,1,2") it tends to stay longer in the cache. This option is given to GFX software to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.

Value	Name	Description
00b		MRU - allocated with a higher age (default is 2) which needs to be decremented to 0 before it can be considered for victimization.
01b		MRU - allocated with a higher age (default is 2) which needs to be decremented to 0 before it can be considered for victimization.
10b		MRU - allocated with a higher age (default is 2) which needs to be decremented to 0 before it can be considered for victimization.
11b		LRU - allocated with lower age (default is 0) which makes it likely to be victimized during next victimization.



${\bf Memory Address Attributes}$

MemoryAddressAttributes

Project: BDW Source: PRM Size (in bits): 32

Default Value: 0x00000000

This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface. It defines the BDW 32-bit memory address attributes for the third DWord of the HCP command buffer address.

Note State State	DWord	Bit		Description					
BDW 8:7 Base Address - Arbitration Priority Control Project: BDW Format: HEVC_ARBITRATION_PRIORITY 6:5 Reserved 4:3 Base Address - Target Cache (TC) Format: U2 This field allows the choice of LLC vs. eLLC for caching. Value Name Description 00b eLLC Only 01b LLC Only 10b LLC Only 10b LLC/ELLC Allowed 11b L3, LLC, eLLC Allowed 2 Reserved 1:0 Base Address - Age for QUADLRU (AGE) Format: U2 This field allows the selection of AGE parameter for a given surface in LLC. If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to the driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.	0	31:9	Reserved	Reserved					
Base Address - Arbitration Priority Control Project: BDW Format: HEVC_ARBITRATION_PRIORITY 6:5 Reserved 4:3 Base Address - Target Cache (TC) Format: U2 This field allows the choice of LLC vs. eLLC for caching. Value Name Description 00b eLLC Only Not snooped in GT (BDW). 01b LLC Only 10b LLC/eLLC Allowed 11b L3, LLC, eLLC Allowed 2 Reserved 1:0 Base Address - Age for QUADLRU (AGE) Format: U2 This field allows the selection of AGE parameter for a given surface in LLC. If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to the driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.	Project: BDW		Format:				MBZ		
Format: HEVC_ARBITRATION_PRIORITY 6:5 Reserved 4:3 Base Address - Target Cache (TC) Format: U2 This field allows the choice of LLC vs. eLLC for caching. Value Name Description 00b eLLC Only Not snooped in GT (BDW). 01b LLC Only 10b LLC/eLLC Allowed 11b L3, LLC, eLLC Allowed 11b L3, LLC, eLLC Allowed 11c Base Address - Age for QUADLRU (AGE) Format: U2 This field allows the selection of AGE parameter for a given surface in LLC. If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to the driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.		8:7	Base Addre	ess - Arbitra	tion Priority Cont	rol			
6:5 Reserved 4:3 Base Address - Target Cache (TC) Format: U2 This field allows the choice of LLC vs. eLLC for caching. Value Name Description 00b eLLC Only Not snooped in GT (BDW). 01b LLC Only 10b LLC/eLLC Allowed 11b L3, LLC, eLLC Allowed 2 Reserved 1:0 Base Address - Age for QUADLRU (AGE) Format: U2 This field allows the selection of AGE parameter for a given surface in LLC. If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to the driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.			Project:	ВГ	OW				
4:3 Base Address - Target Cache (TC) Format: This field allows the choice of LLC vs. eLLC for caching. Value Name Description 00b eLLC Only 10b LLC/eLLC Allowed 11b L3, LLC, eLLC Allowed 2 Reserved Base Address - Age for QUADLRU (AGE) Format: U2 This field allows the selection of AGE parameter for a given surface in LLC. If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to the driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.			Format:	H	EVC_ARBITRATION	_PRIORI	ГҮ		
Format: This field allows the choice of LLC vs. eLLC for caching. Value Name Description Obb eLLC Only Not snooped in GT (BDW). Olb LLC/eLLC Allowed 11b L3, LLC, eLLC Allowed 2 Reserved Base Address - Age for QUADLRU (AGE) Format: U2 This field allows the selection of AGE parameter for a given surface in LLC. If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to the driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.		6:5	Reserved						
This field allows the choice of LLC vs. eLLC for caching. Value Name Description Ob eLLC Only Olb LLC Only 10b LLC/eLLC Allowed 11b L3, LLC, eLLC Allowed 1:0 Base Address - Age for QUADLRU (AGE) Format: U2 This field allows the selection of AGE parameter for a given surface in LLC. If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to the driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.		4:3	Base Addre	ess - Target	Cache (TC)				
Value Name Description			Format:			U2			
00b eLLC Only 01b LLC Only 10b LLC/eLLC Allowed 11b L3, LLC, eLLC Allowed 2 Reserved 1:0 Base Address - Age for QUADLRU (AGE) Format: U2 This field allows the selection of AGE parameter for a given surface in LLC. If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to the driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.			This field a	This field allows the choice of LLC vs. eLLC for caching.					
01b LLC Only 10b LLC/eLLC Allowed 11b L3, LLC, eLLC Allowed 2 Reserved 1:0 Base Address - Age for QUADLRU (AGE) Format: U2 This field allows the selection of AGE parameter for a given surface in LLC. If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to the driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.			Value		Name		Description		
10b LLC/eLLC Allowed 2 Reserved 1:0 Base Address - Age for QUADLRU (AGE) Format: U2 This field allows the selection of AGE parameter for a given surface in LLC. If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to the driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.			00b	eLLC Only	eLLC Only		Not snooped in GT (BDW).		
2 Reserved 1:0 Base Address - Age for QUADLRU (AGE) Format: U2 This field allows the selection of AGE parameter for a given surface in LLC. If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to the driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.			01b	LLC Only	LLC Only				
2 Reserved 1:0 Base Address - Age for QUADLRU (AGE) Format: U2 This field allows the selection of AGE parameter for a given surface in LLC. If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to the driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.			10b	LLC/eLLC A	LLC/eLLC Allowed				
1:0 Base Address - Age for QUADLRU (AGE) Format: U2 This field allows the selection of AGE parameter for a given surface in LLC. If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to the driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.			11b	L3, LLC, eLl	C Allowed				
Format: U2 This field allows the selection of AGE parameter for a given surface in LLC. If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to the driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.		2	Reserved						
This field allows the selection of AGE parameter for a given surface in LLC. If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to the driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.		1:0	Base Addre	ess - Age for	QUADLRU (AGE)				
allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to the driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.			Format:				U2		
allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to the driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.									
This field is also used for eLLC.			allocation older age a which surfa caches.	is done at yo allocations (". aces are more	ungest age ("3") it 2", "1", or "0"). This e likely to generate	tends to option	stay longer in the cache as compared to is given to the driver to be able to decide		
			This field is	s also used fo	or eLLC.				

Good chance of generating hits

Decent chance of generating hits

Poor chance of generating hits

Next good chance of generating hits

Name

Value

00b

01b

10b

11b



Merged Media Block Message Header

		MH_MBM - Me	rged Me	dia Blo	ck Me	ssage Header
Project:		BDW				
Source:		DataPort 1				
Size (in b	n bits): 256					
Default \	Value:	0x00000000, 0x000 0x00000000, 0x000		00000, 0x000	00000, 0x	00000000, 0x00000000,
DWord	Bit			Descript	ion	
0	31:0	X Offset				
		Project:				All
		Format:				S31
		X offset (in bytes) of the	upper left con	ner of the blo	ck into the	e surface.
1	31:0	Y Offset				
		Project:				All
		Format:			S31	
		Y offset (in rows) of the u	pper left corn	er of the bloc	k into the	surface.
2	31:0	Merged Media Block Me	essage Contro	ol		
		Project: All				
		Format:	MHC_MBM	_CONTROL		
		Specifies the Merged me	ssage subtype	e and addition	nal input p	parameters.
3	31:0	Mask				
		Project:				All
		Format:				U32
		The Mask is ignored by the reads, and always enabled	_		essage: all	Dwords are always returned on
4	31:0	FFTID		1		
		Project:		All		
		Format: MHC_FFTID			1	
		Fixed Function Thread ID				
5-7	95:0	Reserved				
		Project:			All	
		Format:			Ignore	
		Ignored				



Merged Media Block Message Header Control

MHC MBM CONTROL - Merged Media Block Message Header **Control** Project: **BDW** Source: **PRM** Size (in bits): 32 Default Value: 0x00000000 **DWord** Bit **Description** 0 31:30 **Message Mode** Format: Enumeration Specifies the Media Block Read message is Normal subtype. Value **Name Description** 00h Normal The Block Height and Block Width fields are specified in this Dword. The Mask is ignofed by a media block read message. Others | Reserved | Reserved. 29 Reserved Format: Ignore Ignored 28:24 **Sub-Register Offset** Format: U5 Provides the sub-register offset in unit of bytes of a Merged Media Block Read message. This field is ignored (reserved) for a media block write message. Range = [0, 28]. Only a multiple of BasePitch, including 0, is valid. **Programming Notes** Sub-Register Offset and Register Pitch Control allow software to assembly multiple media block reads directly into a shared GRF register set. For example, if both are set to zero, the read data are written to GRF registers, aligning to the least significant bits of the first register, and the register pitch is equal to the next power-of-2 that is greater than or equal to the Block Width. If Register Pitch Control is non-zero, multiple media block read messages sharing the same Register Pitch Control but with different Sub-Register Offset can fill in the same set of GRF registers with media block data line interleaved. Restriction For the Sampler Cache Data, this field must be zero. BasePitch is defined as the next the power-of-2 that is greater than or equal to the Block Width. Minimum BasePitch is 1 DWord. Sub-Register Offset must be aligned to BasePitch (therefore will be a multiple of DWords as well). When Register Pitch Control = 0, Sub-Register Offset must align to BasePitch*Block Height, ensuring the output fits in a single GRF register. In general (and specifically when Sub-Register Offset is greater than 0), when the resulting data will cross a GRF register boundary, the data must be placed symmetrically between GRF registers. 23:22 Reserved



MHC_MBM_CONTROL - Merged Media Block Message Header **Control** Project: ΑII Format: Ignore Ignored 21:16 Block Height Project: ΑII Format: U6 Height in rows of block being accessed. Range = [0,63] representing 1 to 64 rows **Restriction** If Block Width (bytes), then Maximum Block Height (rows) is constrained by (# Dwords width) * (# rows) <= 64 Dwords. 15:10 Reserved Project: ΑII Format: Ignore Ignored 9:8 Reserved Project: BDW*:A0 Format: MBZ Restriction: Must be zero. 7:6 Reserved Project: ΑII Format: Ignore Ignored 5:0 **Block Width** Project: ΑII U6 Format: Width in bytes of the block being accessed. Range = [0,31] representing 1 to 32 Bytes.



Message Descriptor - Render Target Write

		Mes	sage Descrip	otor - Render T	arget Write		
Project:		BDW					
Source:		PRM					
Size (in b	oits):	32	32				
Default \	Value:	0x0000000					
DWord	Bit			Description			
0	31	Reserved					
		Format:			MBZ		
	30	Reserved					
		Format:			MBZ		
	29:14	Reserved					
		Format:			MBZ		
	13	Reserved					
		Format:			MBZ		
		This bit must be set on the last render target write message sent for each group of pixels. For single render target pixel shaders, this bit is set on all render target write messages. For multiple render target pixel shaders, this bit is set only on messages sent to the last render target. This bit must be zero for SIMD8 Image Write message. Programming Notes					
		In general, when threads are not launched by 3D FF, this bit must be zero.					
	11	Bypassed da present also SLOTGRP_L	lects whether slots 15 ata includes the antia o includes the X/Y ado O must be selected o	dresses and pixel enables	overage mask, and if the header is not . For 8- and 16-pixel dispatches, pixel dispatches, this field must be set		
		Value	Name		Description		
		0	SLOTGRP_LO	choose bypassed data	a for slots 15:0		
		1	SLOTGRP_HI	choose bypassed data	a for slots 31:16		
		E CILADO	T. W.:	Programming Not	es		
		For SIMD8	Image Write messag	e thsi field MBZ.			



Message Descriptor - Render Target Write

10:8 Message Type

This field specifies the type of render target message. For the SIMD8_DUALSRC_xx messages, the low bit indicates which slots to use for the pixel enables, X/Y addresses, and oMask.

Value	Name	Description		
000b	SIMD16	SIMD16 single source message		
001b	SIMD16_REPDATA	SIMD16 single source message with replicated data		
010b	SIMD8_DUALSRC_LO	SIMD8 dual source message, use slots 7:0		
011b	SIMD8_DUALSRC_HI	SIMD8 dual source message, use slots 15:8		
100b	SIMD8_LO	SIMD8 single source message, use slots 7:0		
111b	SIMD16_REPDATA	It's only supported when accessing <i>Tiled Memory</i> . Using this Message Type to access linear <i>(Untiled)</i> memory is UNDEFINED.		

Programming Notes

the above slots indicated are within the 16 slots selected by **Slot Group Select**. If SLOTGRP_HI is selected, the SIMD8 message types above reference slots 23:16 or 31:24 instead of 7:0 or 15:8, respectively.

SIMD16_REPDATA message must not be used in SIMD8 pixel-shaders.

7:0 Reserved

10001101					
Format:	MBZ				



Message Descriptor - Sampling Engine

Message Descriptor - Sampling Engine							
Project:		BDW					
Source:		PRM					
Size (in b	in bits): 32						
Default \	fault Value: 0x00000000						
DWord	Bit	t Description					
0	31	EOT					
	30						
		Format:		MBZ			
	29	Reserved		I			
		Format:		MBZ			
	28:25						
		Format:		U4			
		This field specifies the number of 256-bit GRF registers starting from (src) to be sent out on the request message payload.					
		Value		Name			
		[1,15]					
		Programming Notes					
		A value of 0 is considered erroneous.					
	24:20	0 Response Length					
		Format: U5					
		This field indicates the number of 256-bit registers expected in the message response.					
		Value		Name			
		[0,16]					
		Programming Notes					
		A value 0 indicates that the request message does not expect any response. The largest response supported is 16 GRF registers.					
	19	Header Present					
		Format:	Enable	e			
		Specifies whether the message includes a header phase. If the header is not present (this field is zero), all of the fields normally contained in the header are assumed to be 0.					
	18:17	SIMD Mode[1:0]					
		Format:		U2			
		Specifies the SIMD mode of the message being sent.					
	16:12	Message Type					
		Format:		U5			
		Specifies the type of message being sent. For more details, please refer to Message Format section for the definition of these 5 bits					



	Message Descriptor - Sa	mpling En	gine		
11:8	Sampler Index				
	Format:		U4		
	Specifies the index into the sampler state table. I	gnored for ld, res	sinfo, sampleinfo, and		
	cache_flush type messages. Value		Name		
	[0,15]				
	Programming Notes				
	 For the deinterlace message, this field must be a multiple of 2 (even). For the sample_8x8 message, this field must be a multiple of 4. 				
7:0	Binding Table Index				
	Format:		U8		
	Specifies the index into the binding table . Ignore and 253 indicate stateless. 254 indicates SLM. 252		,.		
	Value		Name		
	[0,255]				



MFD_MPEG2_BSD_OBJECT Inline Data Description

		MFD_	MPE	G2_BSD_OBJECT Inline Data Description				
Project:		В	DW					
Source:		V	ideoCS					
Size (in l	bits):	64						
Default \	Value:	0:	x000000	000, 0x00000000				
DW01	corresp	onds to	DW34	of the MFD_MPEG2_BSD_OBJECT.				
DWord	1			Description				
0	31:24	Slice H	orizont	al Position				
		Format	t:	U8 in Macroblocks				
		This fie	ld indic	ates the horizontal position of the first macroblock in the slice.				
	23:16	Slice Ve	ertical F	Position				
		Format	t:	U8 in Macroblocks				
		This fie	ld indic	ates the vertical position of the first macroblock in the slice.				
	15:8	Macrob	olock Co	punt				
		Format	t:	U8 in Macroblocks				
		This fie	ld indic	ates the number of macroblocks in the slice, including skipped macroblocks.				
	7	This bit forces hardware to handle the current slice in Conceal or Deocde Mode. If this bit is set to one, VIN will force the current slice to do concealment or to decode from bitstream regardless if the slice boundary has errors or not.						
		Value	Name	Description				
		1h		VIN will use driver-provided "Slice Concealment Type" regardless of valid slice boundary				
		0h		Driver must program "Slice Concealment Type" to '0'. VIN will set "Slice Concealment Type" depending if the slice boundary has error or not				
	6	This bit on slice	can be bounda	nent Type Bit forced by driver ("Slice Concealment Override Bit") or set by VINunit depending ary errors.				
			Name	Description				
		1h		VMD will conceal all MBs of the slice regardless of bitstream. (If driver does not force the value of this bit, VIN will set this bit depending on slice boundary error. If the next slice position of the current slice is out-of-bound or the same or earlier than the current slice start position, VIN will set this bit for the next slice)				
		0h		VMD will decode MBs from the bitstream until the bitstream is run-out. Then VMD will conceal the remaining MBs.				
				Programming Notes				
				nis bit from 0 to 1 internally if "Slice Concealment Disable Bit" is "0" and VIN bundary errors.				



	5	Last Pic S	lice				
		This bit is added to support error concealment at the end of a picture.					
		Value	Name	Description			
		1h		The current Slice is the last Slice of the entire picture			
		Oh The current Slice is not the last Slice of current picture					
	4	Reserved					
	3	Is Last MI	3				
		Value	Name	Description			
		1h		The current MB is the last MB in the current Slice			
		0h		The current MB is not the last MB in the current Slice			
	2:0	First Mac	roblock Bi	it Offset			
		Format:		U3			
		This field	provides t	he bit offset of the first macroblock in the first byte of the input bitstream.			
1	31:29	9 Reserved					
		Format:		MBZ			
	28:24	Quantize	Scale Co	de			
		Format:		U5			
			ded quanti	uantizer scale code of the inverse quantizer. It remains in effect until chang izer scale code in a macroblock. This field is decoded from the slice header			
	22.17	Reserved					
	23.17	Reserved					
	23.17	Reserved Format:		MBZ			
	16:8		e Vertical				
		Format:	e Vertical				
		Format: Next Slice Format:		Position			
		Format: Next Slice Format: This field		Position U9 in macroblocks			
		Format: Format: This field slice. This field this field	indicates t is primaril should set	Position U9 in macroblocks the vertical position (in macroblock units) of the first macroblock in the next			
		Format: Format: This field slice. This field this field direction	indicates t is primaril should set is zero-ba	Position U9 in macroblocks the vertical position (in macroblock units) of the first macroblock in the next of the vertical position (in macroblock units) of the first macroblock in the next of the vertical position (in macroblock units) of the first macroblock in the next of the vertical position (in macroblock units) of the first macroblock in the next of the vertical position (in macroblock units) of the first macroblock in the next of the vertical position (in macroblock units) of the first macroblock in the next of the vertical position (in macroblock units) of the first macroblock in the next of the vertical position (in macroblock units) of the first macroblock in the next of the vertical position (in macroblock units) of the first macroblock in the next of the vertical position (in macroblock units) of the first macroblock in the next of the vertical position (in macroblock units) of the first macroblock in the next of the vertical position (in macroblock units) of the first macroblock in the next of the vertical position (in macroblock units) of the first macroblock in the next of the vertical position (in macroblock units) of the first macroblock in the next of the vertical position (in macroblock units) of the verti			
	16:8	Format: Format: This field slice. This field this field direction	indicates t is primaril should set is zero-ba	Position U9 in macroblocks the vertical position (in macroblock units) of the first macroblock in the next experiment of the position (in macroblock units) of the first macroblock in the next experiment of the programming Notes y used for error concealment. In the case that current slice is the last slice, to the height of the picture (field picture will be in height of field) (since y sed numbering).			
	16:8	Format: Next Slice Format: This field slice. This field this field direction Next Slice Format:	indicates t is primaril should set is zero-bas e Horizont	Position U9 in macroblocks the vertical position (in macroblock units) of the first macroblock in the next experiment of the position (in macroblock units) of the first macroblock in the next experiment of the programming Notes y used for error concealment. In the case that current slice is the last slice, to the height of the picture (field picture will be in height of field) (since y sed numbering). tal Position			
	16:8	Format: Next Slice Format: This field slice. This field this field direction Next Slice Format: This field	indicates t is primaril should set is zero-bas e Horizont	Position U9 in macroblocks the vertical position (in macroblock units) of the first macroblock in the next of the vertical position (in macroblock units) of the first macroblock in the next of the vertical position (in macroblock units) of the first macroblock in the next of the vertical position (in macroblock) of the picture (field picture will be in height of field) (since years of the picture). U8 in macroblocks			



MPEG2

		MPEG2			
Project:	t: BDW				
Source:		VideoCS			
Size (in l	oits):	16			
Default \	Value:	0x00000000			
DWord	Bit	Description			
0	15:6	Reserved			
		Format: MBZ			
	5	Missing EOB Error This flag indicates missing EOB SEs coded in the bit-stream. Missing EOBs are concealed to match CBP of the error MB.			
	4 Inconsistent starting position Error - overlapping MBs This flag indicates two slices overlapping one another by one or more MBs. Duplicate MBs decoded off the second slice shall be discarded.				
	3 Slice out-of-bound Error This flag indicates a slice is running beyond the width of the picture. Out-of-bound MBs shall discarded.				
2 Premature frame end Error This flag indicates missing slices/MBs coded in the bit-stream of a frame. One or more Noncealed to reach end of picture.					
	1 Inconsistent starting position Error - Missing MBs This flag indicates one or more MBs are being concealed due to inconsistent MB starting and ending positions between slices.				
	0	MB Concealment Flag . Each pulse from this flag indicates one MB is concealed by hardware.			



MsgDescpt31

	MsgDescpt31					
Source:	ırce: EuIsa					
Size (in bits): 29						
Default \	√alue:	0x00000000				
DWord	Bit		Descript	tion		
0	28:25	Message Length This field specifies the number of 256-bit MRF registers starting from <curr_dest> to be sent on the request message payload. Valid value ranges from 1 to 15. A value of 0 is considered erroneous.</curr_dest>				
		Value		Name		
		1-15	Number of MRF Registers			
	24:20	Response Length This field indicates the number of 256-bit registers expected in the message response. The valid value ranges from 0 to 16. A value 0 indicates that the request message does not expect any response. The largest response supported is 16 GRF registers.				
		Value		Name		
		0-16	Number of Registers			
	19	Header Present				
		Format:		Enable		
			_	r. Depending on the target shared function, abled. Refer to the specific shared function		
	18:0		to control the target function or details on the contents of th	unit. Refer to the section on the specific		



Normal Media Block Message Header

		MH_MB - Norma	ıl Med	lia Block	Mess	age Header
Project:		BDW				
Source:		DataPort 1				
Size (in b	oits):	256				
Default \	Value:	0x00000000, 0x000000 0x00000000, 0x000000		00000, 0x000	00000, 0x0	0000000, 0x0000000,
DWord	Bit	Description				
0	31:0	X Offset				
		Project:				All
		Format:				S31
		X offset (in bytes) of the upper	er left corr	ner of the bloo	ck into the	surface.
			P	rogramming	Notes	
		Must be DWord aligned (Bits	1:0 MBZ)	for the write	form of th	e message.
1	31:0	Y Offset				
		Project:		All		
		Format:	S31			
		Y offset (in rows) of the uppe	r left corn	er of the bloc	k into the	surface.
2	31:0	Normal Media Block Message Control				
		Project:	Project: All			
		Format: MHC_MB_CONTROL				
		Specifies the Normal messag	e subtype	and addition	al input pa	rameters.
3	31:0	Mask				
		Project:				All
		Format:				J32
		The Mask is ignored by the Normal Media Block message: all Dwords are always returned on eads, and always enabled to be written on writes.				
1	21.0	<u>·</u>	be written	on writes.		
4	31:0	Project:		All		
			All MIC EETID			
		Format: MHC_FFTID Fixed Function Thread ID				
5-7	95:0	Reserved				
J-7	55.0	Project:			All	ĺ
		Format:			Ignore	
		Ignored			2911010	
		-9300				



Normal Media Block Message Header Control

M	MHC_MB_CONTROL - Normal Media Block Message Header							
				Co	ontrol			
Project:		ВГ	BDW					
Source:		PF	RM					
Size (in b	oits):	32	2					
Default \	/alue:	0>	<00000000					
DWord	Bit				Descripti	ion		
0	31:30	Messag	e Mode					
		Project:			All			
		Format	:		Enumeration			
		•		pretation of M0.3 (F having as if always	-		For the Sampler Cache Data Port, this	
		Value	Name			Descr	iption	
		00h	Normal	Mask is ignored by	The Block Height and Block Width fields are specified in this Dword. The Mask is ignored by a media block read message and behaves as if it is set to all ones for a media block write message.			
		Others	Reserved	Reserved.				
					Programming	a Note	·	
		Pitch Co	ontrol are z	Read message is No	rmal subtype ck Read mess	when age is	both Sub-Register Offset and Register Merged subtype when either Sub-	
=	29	Reserve	ed					
		Project:				All		
		Format	Format:			Ignore		
=		Ignored	ł					
	28:24		gister Offs	et				
		Project:					All	
		Format: MBZ						
	The sub-register offset must be 0 for Normal Media Block Read message subtype. This ignored (reserved) for a media block write message.				c Read message subtype. This field is			
	23:22	Reserve	ed			1		
		Project:				All		
		Format	•			Ignor	e	
		Ignored	d					



MHC_MB_CONTROL - Normal Media Block Message Header **Control** 21:16 Block Height ΑII Project: U6 Format: Height in rows of block being accessed. Range = [0,63] representing 1 to 64 rows **Restriction** If Block Width (bytes), then Maximum Block Height (rows) is constrained by (# Dwords width) * (# rows) <= 64 Dwords. 15:10 Reserved Project: ΑII Format: Ignore Ignored **Register Pitch Control** 9:8 Project: ΑII Format: MBZ The register pitch must be 0 for a Normal Media Block Read message. This field is ignored (reserved) for a media block write message. 7:6 Reserved Project: ΑII Format: Ignore Ignored 5:0 **Block Width** Project: ΑII U6 Format: Width in bytes of the block being accessed. For normal Media Block Writes, Range = [0,63] representing 1 to 64 Bytes. For normal Media Block Reads and for masked and merged Media Block messages, Range = [0,31] representing 1 to 32 Bytes. **Programming Notes** Must be DWord aligned for the write form of the message.



oMask Message Data Payload Register

V	IDPR	OMASK - oMask Message Data Pa	yload Register			
Project:		BDW				
Source:		PRM				
Size (in bits)	:	256				
Default Valu	ie:	0x00000000, 0x00000000, 0x00000000, 0x00000000	0000000, 0x00000000,			
DWord	Bit	Description				
0	31:16	oMask1				
		Project:	All			
		Format:	U16			
		oMask for Pixels [15:0] of Slot 1. Not used for Slot Group	HI.			
	15:0	oMask0				
		Project:	All			
		Format:	U16			
		oMask for Pixels [15:0] of Slot 0. Not used for Slot Group	HI.			
1	31:16	oMask3				
		Project:	All			
		Format:	U16			
		oMask for Pixels [15:0] of Slot 3. Not used for Slot Group	HI.			
	15:0	oMask2				
		Project:	All			
		Format:	U16			
		oMask for Pixels [15:0] of Slot 2. Not used for Slot Group HI.				
2	31:16	oMask5				
		Project:	All			
		Format:	U16			
		oMask for Pixels [15:0] of Slot 5. Not used for Slot Group	HI.			
	15:0	oMask4				
		Project:	All			
		Format:	U16			
		oMask for Pixels [15:0] of Slot 4. Not used for Slot Group	HI.			
3	31:16	oMask7				
		Project:	All			
		Format:	U16			
		oMask for Pixels [15:0] of Slot 7. Not used for Slot Group	HI.			
	15:0	oMask6				
		Project:	All			
		Format:	U16			
		oMask for Pixels [15:0] of Slot 6. Not used for Slot Group	HI.			



4	31:16	oMask9			
		Project:	All		
		Format:	U16		
		oMask for Pixels [15:0] of Slot 9. Used of	nly if Slot Group HI or SIMD16.		
	15:0	oMask8			
		Project:	All		
		Format:	U16		
		oMask for Pixels [15:0] of Slot 8. Used of	nly if Slot Group HI or SIMD16.		
5	31:16	oMask11			
		Project:	All		
		Format:	U16		
		oMask for Pixels [15:0] of Slot 11. Used	only if Slot Group HI or SIMD16.		
	15:0	oMask10			
		Project:	All		
		Format:	U16		
		oMask for Pixels [15:0] of Slot 10. Used only if Slot Group HI or SIMD16.			
6	31:16	oMask13	,		
		Project:	All		
		Format:	U16		
		oMask for Pixels [15:0] of Slot 13. Used	only if Slot Group HI or SIMD16.		
	15:0	oMask12			
		Project:	All		
		Format:	U16		
		oMask for Pixels [15:0] of Slot 12. Used	only if Slot Group HI or SIMD16.		
7	31:16	oMask15			
		Project:	All		
		Format:	U16		
		oMask for Pixels [15:0] of Slot 15. Used	only if Slot Group HI or SIMD16.		
	15:0	oMask14			
		Project:	All		
		Format:	U16		
		oMask for Pixels [15:0] of Slot 14. Used	only if Slot Group HI or SIMD16.		



OM Replicated SIMD16 Render Target Data Payload

MDP_RTW_M16REP - OM Replicated SIMD16 Render Target Data Payload

Project: All Source: PRM Size (in bits): 512

0x00000000, 0x000000000, 0x000000000					
DWord	Bit	Description			
0.0-0.7	255:0	oMask			
		Project:	All		
		Format:	MDPR_OMASK		
		Slots [15:0] oMask			
1.0-1.7	255:0	RGBA			
		Project:	All		
		Format:	MDPR_RGBA		
		RGBA for all slots [15:0]			



OM S0A SIMD8 Render Target Data Payload

MDP_RTV	V_MA8 -	OM SOA SIMD8	Render Target Data Payload		
Project:	All				
Source:	PRM				
Size (in bits):	1536				
Default Value:	0x00000000 0x00000000 0x00000000 0x000000	0, 0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		Description		
0.0-0.7	255:0	Source 0 Alpha			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Source 0 Alpha			
1.0-1.7	255:0	O oMask			
		Project:	All		
		Format: MDPR_OMASK			
		Slots [7:0] oMask. Upper	half ignored.		
2.0-2.7	255:0	Red			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Red			
3.0-3.7	255:0	Green			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Green			
4.0-4.7	255:0	Blue			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Blue			
5.0-5.7	255:0	Alpha			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Alpha			



OM S0A SIMD16 Render Target Data Payload

MDP_RTW	_MA16 - ON	I SOA SIMD16	Render Target Data Payload			
Project:	All					
Source:	PRM					
Size (in bits):	2816					
Default Value:	0x00000000, 0x00	000000, 0x00000000, 0	0x00000000, 0x00000000, 0x00000000,			
			0x0000000, 0x00000000, 0x00000000,			
			0x00000000, 0x00000000, 0x00000000,			
		0x00000000, 0x00000000, 0x00000000, 0x00000000				
	0x00000000, 0x00000000, 0x00000000, 0x00000000					
	0x00000000, 0x00	000000, 0x00000000, 0	0x00000000, 0x00000000, 0x00000000,			
			0x0000000, 0x00000000, 0x00000000,			
	0x00000000, 0x00000000, 0x00000000, 0x00000000					
	0x00000000, 0x00000000, 0x00000000, 0x00000000					
			0x00000000, 0x00000000, 0x00000000,			
			0x00000000, 0x00000000, 0x000000000,			
			0x0000000, 0x00000000, 0x00000000,			
	0x00000000, 0x00	000000, 0x00000000, 0	0x00000000			
DWord	Bit		Description			
0.0-0.7	255:0	Source 0 Alpha[7:0				
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Source 0	'			
1.0-1.7	255:0	Source 0 Alpha[15:				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [15:8] Source	O Alpha			
2.0-2.7	255:0	oMask				
		Format:	MDPR_OMASK			
		Slots [15:0] oMask				
3.0-3.7	255:0	Red[7:0]				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Red				
4.0-4.7	255:0	Red[15:8]				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [15:8] Red				
5.0-5.7	255:0	Green[7:0]	,			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Green				



MDP_RTW_MA16 - OM S0A SIMD16 Render Target Data Payload				
6.0-6.7	255:0	Green[15:8]		
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots [15:8] Gree	en	
7.0-7.7	255:0	Blue[7:0]		
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Blue		
8.0-8.7	255:0	Blue[15:8]		
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots [15:8] Blue		
9.0-9.7	255:0	Alpha[7:0]		
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Alpha		
10.0-10.7	255:0	Alpha[15:8]		
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots [15:8] Alph	a	



OM SIMD8 Dual Source Render Target Data Payload

		M	DP_RTW_M8DS					
Size (in bits):	230)4						
Default Value:	0x0	0x00000000, 0x00000000, 0x00000000, 0x00000000						
	0x00000000, 0x00000000, 0x00000000, 0x00000000							
		0x00000000, 0x00000000, 0x00000000, 0x00000000						
			0, 0x00000000, 0x00000000, 0x00000000, 0x00000000					
		•	0, 0x00000000, 0x00000000, 0x00000000, 0x00000000					
		•	0, 0x00000000, 0x00000000, 0x00000000, 0x00000000					
			0, 0x00000000, 0x00000000, 0x00000000, 0x00000000					
			0, 0x00000000, 0x00000000, 0x00000000, 0x00000000					
			0, 0x00000000, 0x00000000, 0x00000000, 0x00000000					
			0, 0x00000000, 0x00000000, 0x00000000, 0x00000000					
	0x0	0000000, 0x0000000	0, 0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit		Description					
0.0-0.7	255:0	oMask						
			Format: MDPR_OMASK					
		<u> </u>	0] and [15:8]. Operation selects upper or lower half.					
1.0-1.7	255:0	Src0 Red						
		Format: MDP_DW_SIMD8						
		Slots[7:0] or [15:8] of Src0 Red						
2.0-2.7 255:0		Src0 Green						
		Format:	MDP_DW_SIMD8					
		Slots[7:0] or [15:8] of Src0 Green						
3.0-3.7	255:0	Src0 Blue						
		Format:	MDP_DW_SIMD8					
		Slots[7:0] or [15:8]	of Src0 Blue					
4.0-4.7	255:0	Src0 Alpha						
		Format:	MDP_DW_SIMD8					
		Slots[7:0] or [15:8]	of Src0 Alpha					
5.0-5.7	255:0	Src1 Red						
		Format:	MDP_DW_SIMD8					
		Slots[7:0] or [15:8]	of Src1 Red					
6.0-6.7	255:0	Src1 Green						
		Format:	MDP_DW_SIMD8					
		Slots[7:0] or [15:8]	of Src1 Green					
7.0-7.7	255:0	Src1 Blue						
		Format:	MDP_DW_SIMD8					
		Slots[7:0] or [15:8]	of Src1 Blue					
8.0-8.7	255:0	Src1 Alpha						
		Format:	MDP_DW_SIMD8					
		Slots[7:0] or [15:8]	of Src1 Alpha					



OM SIMD8 Render Target Data Payload

MDP_I	RTW_M8	- OM SIMI	D8 Rer	nder Target Data Payload		
Project:	All					
Source:	PRM					
Size (in bits):	1280					
Default Value:	0x00000000 0x00000000 0x00000000 0x000000	000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit			Description		
0.0-0.7	255:0	oMask				
		Project:		All		
		Format:		MDPR_OMASK		
		Slots [7:0] oMas	k. Upper ha	alf ignored.		
1.0-1.7	255:0	Red				
		Project:	Project: All			
		Format:	IV	IDP_DW_SIMD8		
		Slots [7:0] Red				
2.0-2.7	255:0	Green				
		Project:	А	.II		
		Format:	M	IDP_DW_SIMD8		
		Slots [7:0] Green	1			
3.0-3.7	255:0	Blue				
Project: All				JI .		
		Format: MDP_DW_SIMD8				
		Slots [7:0] Blue				
4.0-4.7	255:0	Alpha				
		Project:	А			
		Format:	M	IDP_DW_SIMD8		
		Slots [7:0] Alpha				



OM SIMD16 Render Target Data Payload

MDP_RT	W_M16 - 0	OM SIMD16 R	ender Target Data Payload		
Project:	All				
Source:	PRM				
Size (in bits):	2304				
Default Value:	0x00000000, 0x0	00000000, 0x00000000,	0x0000000, 0x00000000, 0x00000000,		
			0x00000000, 0x000000000, 0x000000000,		
	·	·	0x00000000, 0x00000000, 0x00000000,		
	·	·	0x0000000, 0x00000000, 0x00000000, 0x00000000		
	•	·	0x00000000, 0x00000000, 0x000000000, 0x000000000, 0x000000000, 0x000000000,		
			0x00000000, 0x00000000, 0x00000000,		
			0x00000000, 0x00000000, 0x00000000,		
	0x00000000, 0x0	00000000, 0x00000000,	0x0000000, 0x00000000, 0x00000000,		
			0x00000000, 0x00000000, 0x00000000,		
			0x00000000, 0x00000000, 0x00000000,		
	<u> </u>	1	0x00000000, 0x00000000, 0x00000000		
DWord	Bit		Description		
0.0-0.7	255:0	oMask	All		
		Project:			
		Format:	MDPR_OMASK		
		Slots [15:0] oMask			
1.0-1.7	255:0	Red[7:0]			
		Project:	All		
		Format: MDP_DW_SIMD8			
		Slots [7:0] Red			
2.0-2.7	255:0	Red[15:8]			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [15:8] Red			
3.0-3.7	255:0	Green[7:0]			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Green			
4.0-4.7	255:0 Green[15:8]				
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [15:8] Green			
5.0-5.7	255:0	Blue[7:0]			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Blue			



MDP_RTW_M16 - OM SIMD16 Render Target Data Payload					
6.0-6.7	255:0	Blue[15:8]			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [15:8] Blue	·		
7.0-7.7	255:0	Alpha[7:0]			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Alpha	·		
8.0-8.7	255:0	Alpha[15:8]			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [15:8] Alpha	Slots [15:8] Alpha		



Oword 1 Dual Block Data Payload

MDP_OWD1 - Oword 1 Dual Block Data Payload

Project: BDW Source: PRM Size (in bits): 256

Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

0x00000000, 0x00000000				
DWord	Bit	Description	n	
0.0-0.3	127:0	Oword Slot0		
		Project:	All	
		Format:	U128	
		Specifies the Slot 0 data		
0.4-0.7	127:0	Oword Slot1		
		Project:	All	
		Format:	U128	
		Specifies the Slot 1 data		



Oword 2 Block Data Payload

MDP_OW2 - Oword 2 Block Data Payload					
Project:	BDW				
Source:	PRM				
Size (in bits):	256				
Default Value:		00000, 0x000000000, 0x000000000, 0x0 00000, 0x00000000	00000000, 0x0	00000000, 0x00000000,	
DWord	Bit	Description			
0.0-0.3	127:0	Oword0			
		Project:		All	
		Format:		U128	
		Specifies the Oword data for block element 0			
0.4-0.7	127:0	Oword1			
		Project:		All	
		Format:		U128	
		Specifies the Oword data for block	k element 1		



Oword 4 Block Data Payload

MDP_OW4 - Oword 4 Block Data Payload						
Project:	BDW					
Source:	PRM					
Size (in bits):	512					
Default Value:	0x00000	0000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit	Description				
0.0-0.7	255:0	Data[1:0]				
		Project:	All			
		Format: MDCR_OW				
		Specifies the Oword data for block elements [1:0]				
1.0-1.7	255:0	Data[3:2]				
		Project: All				
		Format:	MDCR_OW			
		Specifies the Oword	data for block elements [3:2]			



Oword 4 Dual Block Data Payload

MDP_OWD4 - Oword 4 Dual Block Data Payload					
Project:	BDW		•		
Source:	PRM				
Size (in bits):	1024				
Default Value:	0x0000000 0x0000000 0x0000000	00, 0x00000000, 0x00000000, 0x0 00, 0x00000000, 0x00000000, 0x0 00, 0x00000000, 0x00000000, 0x0	0000000, 0x00000000, 0x00000000, 0000000, 0x00000000, 0x00000000, 0000000, 0x00000000, 0x00000000, 0000000, 0x00000000, 0x00000000, 0000000, 0x00000000, 0x000000000,		
DWord	Bit		Description		
0.0-0.3	127:0	Oword0 Slot0	•		
		Project:	All		
		Format:	U128		
		Specifies the Slot 0 data for b	lock element 0		
0.4-0.7	127:0	Oword0 Slot1			
		Project:	All		
		Format:	U128		
		Specifies the Slot 1 data for b	lock element 0		
1.0-1.3	127:0	Oword1 Slot0			
		Project:	All		
		Format:	U128		
		Specifies the Slot 0 data for b	lock element 1		
1.4-1.7	127:0	Oword1 Slot1			
		Format:	U128		
		Specifies the Slot 1 data for b	lock element 1		
2.0-2.3	127:0	Oword2 Slot0			
		Format:	U128		
		Specifies the Slot 0 data for b	lock element 2		
2.4-2.7	127:0	Oword2 Slot1			
		Project:	All		
		Format:	U128		
		Specifies the Slot 1 data for block element 2			
3.0-3.3	127:0	Oword3 Slot0	1		
		Format:	U128		
		Specifies the Slot 0 data for block element 3			
3.4-3.7	127:0	Oword3 Slot1			
		Project:	All		
		Format:	U128		
		Specifies the Slot 1 data for b	lock element 3		



Oword 8 Block Data Payload

MDP_OW8 - Oword 8 Block Data Payload					
Project:	BDW				
Source:	PRM				
Size (in bits):	1024				
Default Value:	0x00000 0x00000 0x00000 0x00000	00000, 0x00000000, 0x000000000, 0x00000000			
DWord	Bit			Description	
0.0-0.7	255:0	Data[1:0]			
		Project:		All	
		Format:		MDCR_OW	
		Specifies the Oword da	ata for bloo	ck elements [1:0]	
1.0-1.7	255:0	Data[3:2]			
		Project:		All	
		Format:		MDCR_OW	
		Specifies the Oword da	ata for bloo	ck elements [3:2]	
2.0-2.7	255:0	Data[5:4]			
		Project:		All	
		Format: MDCR_OW			
		Specifies the Oword data for block elements [5:4]			
3.0-3.7	255:0	Data[7:6]			
		Project:		All	
		Format:		MDCR_OW	
		Specifies the Oword da	ata for bloo	ck elements [7:6]	



Oword A64 SIMD4x2 Atomic CMPWR16B Message Data Payload

MDP_A64_AOP4X2_OW2 - Oword A64 SIMD4x2 Atomic **CMPWR16B Message Data Payload**

Project: **BDW** Source: **PRM** Size (in bits): 512

Default Value:

0x00000000, 0x00000000, 0x000000000					
DWord	Bit	Description			
0.0-0.3	127:0	Src0 Slot0			
		Project:	All		
		Format:	U128		
		Specifies the Slot 0 Source () data		
0.4-0.7	127:0	Src0 Slot1	_		
		Project:	All		
		Format:	U128		
		Specifies the Slot 1 Source () data		
1.0-1.3	127:0	Src1 Slot0	_		
		Project:	All		
		Format:	U128		
		Specifies the Slot 0 Source 1	. data		
1.4-1.7	127:0	Src1 Slot1			
		Project:	All		
		Format:	U128		
		Specifies the Slot 1 Source 1	. data		



Oword A64 SIMD4x2 Atomic Operation Return Data Message Data Payload

MDP_A64_AOP4X2_OW1 - Oword A64 SIMD4x2 Atomic Operation **Return Data Message Data Payload**

Project: **BDW** Source: PRM Size (in bits): 256

Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

0x00000000, 0x00000000					
DWord	Bit	Description	1		
0.0-0.3	127:0	Oword0			
		Project:	All		
		Format:	U128		
		Specifies the Slot 0 Return data			
0.4-0.7	127:0	Oword1			
		Project:	All		
		Format:	U128		
		Specifies the Slot1 Return data			



Oword A64 SIMD8 Atomic Operation CMPWR16B Message Data Payload

MDP_A64_AOP8_OW2 - Oword A64 SIMD8 Atomic Operation CMPWR16B Message Data Payload

Project: BDW Source: PRM Size (in bits): 2048

0x00000000, 0x00000000, 0x000000000						
DWord	Bit	Description				
0.0-0.7	255:0	Slot[1:0] Src0				
		Project:	All			
		Format:	MDCR_OW			
		Specifies the Slot [1:)] Source 0 data			
1.0-1.7	255:0	Slot[3:2] Src0				
		Project:	All			
		Format:	MDCR_OW			
		Specifies the Slot [3:	2] Source 0 data			
2.0-2.7	255:0	Slot[5:4] Src0				
		Project:	All			
		Format:	MDCR_OW			
		Specifies the Slot [5:	1] Source 0 data			
3.0-3.7	255:0	Slot[7:6] Src0				
		Project:	All			
		Format:	MDCR_OW			
		Specifies the Slot [7:	5] Source 0 data			
4.0-4.7	255:0	Slot[1:0] Src1				
		Project:	All			
		Format:	MDCR_OW			
		Specifies the Slot [1:)] Source 1 data			



MDP_A64	MDP_A64_AOP8_OW2 - Oword A64 SIMD8 Atomic Operation						
	CMP	WR16B Message Da	ta Payload				
5.0-5.7	255:0	Slot[3:2] Src1					
		Project:	All				
		Format:	MDCR_OW				
		Specifies the Slot [3:2] Source 1 data					
6.0-6.7	255:0	Slot[5:4] Src1					
		Project:	All				
		Format:	MDCR_OW				
		Specifies the Slot [5:4] Source 1 data					
7.0-7.7	255:0	Slot[7:6] Src1					
		Project:	All				
		Format:	MDCR_OW				
		Specifies the Slot [7:6] Source 1	data				

Command Reference: Structures



Oword Data Blocks Message Descriptor Control Field

MDC_DB_OW - Oword Data Blocks Message Descriptor Control Field

Project: BDW Source: PRM Size (in bits): 3

Default Value: 0x00000000

DWord	Bit		Description				
0	2:0	Data Bl	ocks				
		Project:			All		
		Format			Enumeration		
		Specifie	s the num	ber of Oword blocks	s to be read or written		
		Value	Name	Description			
		00h	OW1L	1 Oword, read into or written from the low 128 bits of the destination register			
		01h	OW1U	1 Oword, read into or written from the high 128 bits of the destination register			
		02h	OW2	2 Owords			
		03h	OW4	4 Owords			
		04h	OW8	8 Owords			
		Others	Reserved	Ignored			



Oword Data Payload Register

MDCR_OW - Oword Data Payload Register							
Project:	BDW	BDW					
Source:	PRM						
Size (in bits):	256						
Default Value:		00000, 0x00000000, 0x00000000 00000, 0x00000000	0x0000000, 0x00000000, 0x00000000,				
DWord	Bit	Description					
0.0-0.3	127:0	Oword0					
		Project:	All				
		Format:	U128				
		Specifies the slot 0 data in this	payload register				
0.4-0.7	127:0	Oword1					
		Project:	All				
		Format:	U128				
		Specifies the slot 1 data in this	payload register				

Command Reference: Structures



Oword Dual Data Blocks Message Descriptor Control Field

MDC_DB_OWD - Oword Dual Data Blocks Message Descriptor Control Field

Project: BDW Source: PRM Size (in bits): 2

Default Value: 0x00000000

	•					
DWord	Bit	Description				
0	1:0	OW Dual Data Blocks				
		Project:		All		
		Format:		Enumeration		
		Specifies the number of Oword Blocks to be read or written				
		Value Name		Description		
		00h	OWD1	1 Hword register, 2 Owords		
		02h	OWD4	4 Hword registers, 8 Owords		
		Others	Reserved	Ignored		



PALETTE_ENTRY

PALETTE_ENTRY						
Project:	Project: BDW					
Source:		RenderCS				
Size (in bits):		32				
Default Valu	e:	0x00000000				
DWord	Bit	Description				
0	31:24	Alpha				
		Format:	U8			
		Alpha channel value for this entry in the texture color palette.				
	23:16	Red				
		Format:	U8			
		Red channel value for this entry in the texture color palette.				
	15:8	Green				
		Format:	U8			
		•				
		Format:	U8			
		Blue channel value for this entry in the texture color palette.				

Command Reference: Structures



Per Thread Scratch Space Message Header Control

MH	C_F	PTSS - Per Thread Scratch	Space Message Header Control					
Project:		BDW						
Source:		PRM						
Size (in b	its):	32						
Default \	/alue:	0x00000000						
DWord	Bit		Description					
0	31:4	Reserved						
		Format:	Ignore					
		Ignored						
	3:0	Per Thread Scratch Space						
		Format:	U4					
		Specifies the amount of scratch space allowed to be used by this thread for messages in which the Binding Table Index is Stateless model, otherwise this field is ignored. The data port will use						
		this to bounds check scratch space messages. Value range = [0,11] represents [1KB, 2MB] in powers of two.						
		Prog	gramming Notes					
		Writes out of bounds will be ignored. Read	ds out of bounds will return 0.					



Pixel Masked Media Block Message Header

	MH	_MBPM - Pixel	Masked	Media I	Block	Message Header		
Project:		BDW						
Source:		DataPort 1						
Size (in b	oits):	256						
Default \	/alue:	0x00000000, 0x000 0x00000000, 0x000		00000, 0x000	000000, 0x	x0000000, 0x00000000,		
DWord	Bit			Descripti	ion			
0	31:0	X Offset						
		Project:				All		
		Format:				S31		
		X offset (in bytes) of the u	pper left corr	ner of the blo	ck into the	e surface.		
			P	Programming	Notes			
		When Message Mode is s	et to PIXEL_M	1ASK, this fiel	d must be	e a multiple of 32.		
1	31:0	Y Offset						
		Project:				All		
		Format:				S31		
		Y offset (in rows) of the up	per left corn	er of the bloc	k into the	surface.		
			P	rogramming	Notes			
		When Message Mode is s	et to PIXEL_M	1ASK, this fiel	d must be	e a multiple of 4.		
2	31:0	Media Block Message Co	ntrol					
		Project: All						
		Format:	MHC_MBPM	_CONTROL				
		Specifies the message sub	type is Pixel	Masked.				
3	31:0	Pixel Mask			-1			
		Project:				All		
		Format:				U32		
		Specifies the Pixel Mask fo				is PIXEL_MASK.		
				Programming				
		The Pixel Mask applies to the 2x2 square tiles (UL, UR, LL, LR), which themselves tiled (UL, UR, LL,						
	24.0	LR) and then repeated on the right for the remaining 16-bits to cover a 4 row 8 column area.						
4	31:0	O FFTID						
		Project: All						
		Format: MHC_FFTID						
5-7	95:0	Fixed Function Thread ID						
J-1	93.0	Reserved Project:			All			
		Format:						
		Ignored			Ignore			
		ignored						



Pixel Masked Media Block Message Header Control

M	MHC_MBPM_CONTROL - Pixel Masked Media Block Message							
				Heade	er Contro	ol		
Project:		BDW						
Source:		PF	RM					
Size (in l	oits):): 32						
Default \	Value:	0>	(00000000					
DWord	Bit				Descripti	ion		
0	31:30	Messag	e Mode					
		Project:			All			
		Format	:		Enumeration			
		Specifie	s the Media B	lock Write Mess	age subtype is	s Pixel Masked.		
		Value	Name			Description		
		01h	PIXEL_MASK			_	The Block Height and Block set to 4 rows and 32 bytes,	
		Others	Reserved	Reserved.				
	29	Reserve	d					
		Project:			All			
		Format			Ignore			
		Ignored	I					
	28:24	Sub-Re	gister Offset					
		Project:	· ·		All			
		Format	•		U5			
		This fiel	d is ignored (r	reserved) for a m	nedia block wr	rite message.		
	23:22	Reserve	ed			T		
		Project:			All			
		Format				Ignore		
		Ignored						
	21:16	Block Height						
Project:						All		
Format: U6								
				reserved) for a P	ixel Masked m	nedia block writ	te message.	
	15:10 Reserved							
		Project:				All		
		Format				Ignore		
		Ignored						



MHC_MBPM_CONTROL - Pixel Masked Media Block Message **Header Control Register Pitch Control** Project: ΑII U2 Format: This field is ignored (reserved) for a media block write message. 7:6 Reserved Project: ΑII Format: Ignore Ignored 5:0 **Block Width** Project: ΑII U6 Format: This field is ignored (reserved) for a Pixel Masked media block write message.

Command Reference: Structures



Pixel Sample Mask Message Header Control

	МН	C_PSM - Pixel S	ample Mask Me	essage Header Control			
Project:		BDW					
Source:		PRM					
Size (in l	oits):	32					
Default \	Value:	0x0000FFFF					
DWord	Bit		Descript	ion			
0	31:16	Reserved					
		Project:		All			
		Format:		Ignore			
		Ignored					
	15:0	Pixel Sample Mask					
		Default Value: 0FFFFh Default		FFh Default			
		Project: All					
		Format: U16					
		SIMD16 and SIMD8 messages. All 16 bits are used for SIMD16. For utyped SIMD8 messages, t low 8 bits of field are used. If the header is not delivered, this field defaults to all oes. This field ignored for SIMD4x2 messages.					



Pixel Sample Mask Render Target Message Header Control

MHC RT PSM - Pixel Sample Mask Render Target Message Header **Control** Project: **BDW** Source: **PRM** Size (in bits): 32 Default Value: 0x00000000 **DWord** Bit **Description** 0 **Dispatched Pixel/Sample Enables** ΑII Project: U16 Format: One bit per pixel (or sample within pixel) indicating which pixels/samples were originally enabled when the thread was dispatched. The Dispatched Pixel/Sample Enables must be unmodified from the ones sent when the pixel shader thread was initiated. If the Dispatched Pixel/Sample Enables are modified, behavior is undefined. **Programming Notes** When operating in PER SAMPLE mode these bits correspond to samples, not pixels. Each subspan slot (4 bits) corresponds to a specific sample location for the subspan. Note that in NUMSAMPLES 1 mode, a pixel and sample are synonomous. When operating in PER PIXEL mode, this field is ignored, and instead the SampleEnableMask (obtained via bypass) are used to clear the Depth Scoreboard. 15:0 **Pixel/Sample Enables** Project: ΑII U16 Format: Specifies which pixels/samples are still lit based on kill instruction activity in the pixel shader. This mask is AND'd with the Dispatched Pixel/Sample Enables mask, and that is used to control actual accesses to the color buffer. Pixels/samples will be dropped on masked writes, and the GRF is not modified for masked reads. **Programming Notes** When operating in PER_SAMPLE mode these bits correspond to samples, not pixels, as the PS is run per-sample. Each subspan slot (4 bits) corresponds to a specific sample location for the subspan. When operating in PER PIXEL mode, these bits still correspond to pixels, as the PS is run per-pixel. Each pixel's mask bit is replicated according to Number of Multisamples and combined with other masks to control writes to the multisample locations.



Power Clock State Format

Power Clock State Format

Project: BDW

Source: RenderCS

Size (in bits): 31

Default Value: 0x00000000

Known Uses

- R_PWR_CLK_STATE Render Power Clock State Register
- PM_PWR_CLK_STATE PM Power Clock State Request (Intended, in GT/GTI space, not yet in use)
- PM_PWR_CLK_STATE (Intended, in GT/GTI space, not yet in use)

DWord	Bit	Description					
0	30:19	Reserved	Reserved				
Project: BDW		Access:	Access: RO				
	18	Enable Sli	Enable Slice Count Request				
		Access:				R/W	1
		Enable Sli	ice Count	Requ	iest.		
		Value	Nam	ne	D	escri	ption
		0h	Disable		Use async PMunit slice co	ount r	request.
		1h	Enable		Use SliceCount from this	regis	ter.
	17:15	Slice Cou	nt Reque	st			
		Access:	<u>-</u>			R/W	1
		Slice Cour	nt Request	t.			
		This is further limited to the number of slices in a given SKU				SKU	
		Value	Value Name		De	scrip	otion
		001b		1	L slice.		
		010b		2	2 slices.		
		011b		(1)	3 slices.		
		100b		4	4 slices.		
		101b	ı	5 slices. Hardware will re		rt to	4 slices
		110b	110b 6 slices.				
	8	NON-SLM Indication					
		Access:				R/W	1
		Non-SLM Indication.					
		Value	Name		Desc	cription	
		0h		Workload may use SLM, requiring h		igher Vmin.	
		1h		Worl	kload must not use SLM, a	llowir	ng lower Vmin
	7:0	Reserved					
		Access:					RO



Power Management Interrupt Bit Definition

Power Management Interrupt Bit Definition

Project: DevLPT
Source: PRM
Size (in bits): 32

Default Value: 0x00000000

The Power Management Interrupt Control Registers all share the same bit definitions from this table. Power Management interrupt bits come to display through the PM interrupt message and are shared between GT and PCU. The DE IIR and GT IIR and PM IIR are ORed together to generate the Display interrupt.

PCU. The DE_	_IIR and GT	_IIR and PM_IIR are ORed together to generate the Display interrupt.		
DWord	Bit	Description		
0	31:26	Unused_Int_31_26 These interrupts are currently unused.		
	25	PCU_Pcode2driver_Mailbox_Event This is a write of logic1 via PM interrupt message bit 25		
	24	PCU_Thermal_Event This is a write of logic1 via PM interrupt message bit 24		
	23:14	Unused_Int_23_14 These interrupts are currently unused.		
	13	VideoEnh_MI_FLUSH_DW_Notify This is a write of logic1 via PM interrupt message bit 13		
	12	/ideoEnh_Command_Parser_Master_Error This is a write of logic1 via PM interrupt message bit 12		
	11	VideoEnh_MMIO_Sync_Flush_Status This is a write of logic1 via PM interrupt message bit 11		
	10	VideoEnh_Command_Parser_User_Interrupt This is a write of logic1 via PM interrupt message bit 10		
	9:7	Unused_Int_9_7 These interrupts are currently unused.		
	6	Render_Frequency_Downward_Timeout_During_RC6 This is a write of logic1 via PM interrupt message bit 6		
	5	RP_UP_Threshold This is a write of logic1 via PM interrupt message bit 5		
	4	RP_DOWN_Threshold This is a write of logic1 via PM interrupt message bit 4		
	3	Unused_Int_3 These interrupts are currently unused.		
	Render_Geyserville_UP_Evaluation_Interval This is a write of logic1 via PM interrupt message bit 2			
	1	Render_Geyserville_Down_Evaluation_Interval This is a write of logic1 via PM interrupt message bit 1		
	0	Unused_Int_0 These interrupts are currently unused.		



Qword A64 SIMD4x2 Atomic CMPWR Message Data Payload

	0x0000000	00, 0x000000000, 0x0000000	00, 0x00000000			
DWord	Bit	Description				
0.0-0.1	63:0	Src0 Slot0				
		Project: All				
		Format:		U64		
		Specifies the Slot 0 Sou	ırce 0 data			
0.2-0.3	63:0	Reserved				
		Project:	All			
		Format:	Igno	ore		
		Ignored				
0.4-0.5	63:0	Src0 Slot1				
		Project:		All		
		Format: U64		U64		
		Specifies the Slot 1 Source 0 data				
0.6-0.7 63:0		Reserved				
		Format:	Igno	ore		
		Ignored				
1.0-1.1	63:0	Src1 Slot0				
		Format:		U64		
		Specifies the Slot 0 Sou	rce 1 data			
1.2-1.3	63:0	Reserved	,			
		Project:	All			
		Format:	Igno	ore		
		Ignored				
1.4-1.5	63:0	Src1 Slot1				
		Project:		All		
		Format: U64				
		Specifies the Slot 1 Sou	irce 1 data			
1.6-1.7	63:0	Reserved				
		Project:	All			
		Format:	Igno	ore		



Qword Data Payload Register

	MD	CR_QW - Qword Data	Payload Register			
Project:	BDW					
Source:	PRM	l				
Size (in bits):	256					
Default Value:		0000000, 0x00000000, 0x00000000, 0x0 0000000, 0x00000000	0000000, 0x00000000, 0x00000000,			
DWord	Bit		Description			
0.0-0.1	63:0	Qword0				
		Project:	All			
		Format:	U64			
		Specifies the slot 0 data in this paylo	ad register			
0.2-0.3	63:0	Qword1				
		Project:	All			
		Format:	U64			
		Specifies the slot 1 data in this payload register				
0.4-0.5	63:0	Qword2				
		Project:	All			
		Format:	U64			
		Specifies the slot 2 data in this payload register				
0.6-0.7	63:0 Qword3					
		Project:	All			
		Format:	U64			
	Specifies the slot 3 data in this payload register					



Qword SIMD4x2 Atomic CMPWR8B Message Data Payload

MDP_AOP4X2_QW2 - Qword SIMD4x2 Atomic CMPWR8B Message Data Payload

Project: BDW Source: PRM Size (in bits): 256

Default value.		00, 0x000000000 00, 0x000000000	00000, 0x00000000, 0x00000000,	
DWord	Bit	Description		
0.0-0.1	63:0	Src0 Slot0		
		Project:	All	
		Format:	U64	
		Specifies the Slot 0 Source 0 data	a	
0.2-0.3	63:0	Src1 Slot0	_	
		Project:	All	
		Format:	U64	
		Specifies the Slot 0 Source 1 data	a	
0.4-0.5	63:0	Src0 Slot1		
		Project:	All	
		Format:	U64	
		Specifies the Slot 1 Source 0 data	a	
0.6-0.7 63:0		Src1 Slot1		
		Project:	All	
		Format:	U64	
		Specifies the Slot 1 Source 1 data	a	



Qword SIMD4x2 Atomic Operation Message Data Payload

MDP_AOP	4X2_Q		SIMD4x2 Ato a Payload	mic Operation Message
Project:	BDW			
Source:	PRM			
Size (in bits):	256			
Default Value:		00000, 0x00000000, 0x0 00000, 0x00000000	0000000, 0x00000000), 0x00000000, 0x00000000,
DWord	Bit		Descrip	tion
0.0-0.1	63:0	Qword0	_	
		Project:	All	
		Format:	Ué	54 S63
		Specifies the Slot 0 So	ource or Return data	
0.2-0.3	63:0	Reserved		
		Project:		All
		Format:		Ignore
		Ignored		
0.4-0.5	63:0	Qword1		
		Project:	All	I
		Format:	Ué	54 S63
		Specifies the Slot 1 So	ource or Return data	
0.6-0.7	0.6-0.7 63:0 Reserv			
		Project:		All
		Format:		Ignore

Ignored



Qword SIMD8 Atomic Operation CMPWR8B Message Data Payload

MDP_AOP8_QW2 - Qword SIMD8 Atomic Operation CMPWR8B Message Data Payload

Project: BDW Source: PRM Size (in bits): 1024

0x00000000, 0x00000000

	0x00000000, 0x00000000				
DWord	Bit	Description			
0.0-0.7	255:0	Slot[7:0] Src0[31:0]			
		Project:	All		
		Format:	MDCR_DW		
		Specifies the lower 32-bi	s of Slot [7:0] Source 0 data		
1.0-1.7	255:0	Slot[7:0] Src0[63:32]			
		Project:	All		
		Format:	MDCR_DW		
		Specifies the upper 32-bits of Slot [7:0] Source 0 data			
2.0-2.7	255:0	Slot[7:0] Src1[31:0]			
		Project:	All		
		Format:	MDCR_DW		
		Specifies the lower 32-bi	s of Slot [7:0] Source 1 data		
3.0-3.7	255:0	Slot[7:0] Src1[63:32]			
		Project:	All		
		Format:	MDCR_DW		
		Specifies the upper 32-bits of Slot [7:0] Source 1 data			



Qword SIMD8 Atomic Operation CMPWR Message Data Payload

MDP_A64	_AOP8_QV	V2 - Qword S Message Da		Atomic Operation CMPWR load	
Project:	BDW				
Source:	PRM				
Size (in bits):	1024				
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000	0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit	Description			
0.0-0.7	255:0	Slot[3:0] Src0			
		Project:		All	
		Format:		MDCR_QW	
		Specifies the Slot [3	3:0] Source 0	data	
1.0-1.7	255:0	Slot[7:4] Src0			
		Project:		All	
		Format:		MDCR_QW	
		Specifies the Slot [7	Specifies the Slot [7:4] Source 0 data		
2.0-2.7	255:0	Slot[3:0] Src1	Slot[3:0] Src1		
		Project:		All	
		Format:		MDCR_QW	
		Specifies the Slot [3	3:0] Source 1	data	
3.0-3.7	255:0	Slot[7:4] Src1			
		Project:		All	
		Format:		MDCR_QW	

Specifies the Slot [7:4] Source 1 data

Command Reference: Structures



Qword SIMD8 Atomic Operation Return Data Message Data Payload

MDP_AOP8_QW1 - Qword SIMD8 Atomic Operation Return Data Message Data Payload					
Project:	BDW				
Source:	PRM				
Size (in bits):	512				
Default Value:	0x0000	0000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		Description		
0.0-0.7	255:0	Slot[7:0] Qword[31:0]			
		Project:	All		
		Format:	MDCR_DW		
		Specifies the lower 32-bits of Slot [7:0] Return data			
1.0-1.7	255:0	Slot[7:0] Qword[63:32]			
		Project:	All		
		Format:	MDCR_DW		
		Specifies the upper 32-	-bits of Slot [7:0] Return data		



Qword SIMD8 Data Payload

MDP_QW_SIMD8 - Qword SIMD8 Data Payload

BDW Project: Source: PRM Size (in bits): 512

Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

0x00000000, 0x00000000, 0x000000000				
DWord	Bit	Description		
0.0-0.7	255:0	Data[3:0]		
		Project:	All	
		Format:	MDCR_QW	
		Specifies the Slot [3:0] data		
1.0-1.7	255:0	Data[7:4]		
		Project:	All	
		Format:	MDCR_QW	
		Specifies the Slot [7:4] data		



Qword SIMD16 Atomic Operation CMPWR8B Message Data Payload

MDP_AOI	P16_QV	V2 - Qword S	MD16 Atomic Operation CMPWR8B				
		Message	e Data Payload				
Project:	BDW						
Source:	PRM						
Size (in bits):	2048						
Default Value:	0x000 0x000 0x000 0x000 0x000 0x000 0x000 0x000	0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit	A COCCO, OXOGOGOGO, OX	Description				
0.0-0.7	255:0	Slot[7:0] Src0[31:0]					
0.0 0.7	233.0	Project:	All				
		Format:	MDCR_DW				
		Specifies the lower 3	2-bits of Source 0 data for Slot [7:0]				
1.0-1.7	255:0	Slot[15:8] Src0[31:0]					
		Project:	All				
		Format:	MDCR_DW				
		Specifies the lower 3	2-bits Source 0 data for Slot [15:8]				
2.0-2.7	255:0	Slot[7:0] Src0[63:32					
		Project:	All				
		Format:	MDCR_DW				
		Specifies the upper 3	32-bits of Source 0 data for Slot [7:0].				
3.0-3.7	255:0	Slot[15:8] Src0[63:3	2]				
		Project:	All				
		Format:	MDCR_DW				
		Specifies the upper	32-bits Source 0 data for Slot [15:8]				
4.0-4.7	255:0	Slot[7:0] Src1[31:0]					
		Project:	All				
		Format:	MDCR_DW				
		Specifies the lower 3	2-bits of Source 1 data for Slot [7:0]				



MDP_AOI	MDP_AOP16_QW2 - Qword SIMD16 Atomic Operation CMPWR8B					
	Message Data Payload					
5.0-5.7	255:0	Slot[15:8] Src1[31:0]				
		Project:	All			
		Format:	MDCR_DW			
		Specifies the lower 32-bits Source	1 data for Slot [15:8]			
6.0-6.7	255:0	Slot[7:0] Src1[63:32]				
		Project:	All			
		Format:	MDCR_DW			
		Specifies the upper 32-bits of Source 1 data for Slot [7:0]				
7.0-7.7	255:0	Slot[15:8] Src1[63:32]				
		Project: All				
		Format:	MDCR_DW			
		Specifies the upper 32-bits Source	e 1 data for Slot [15:8]			

Command Reference: Structures



Qword SIMD16 Atomic Operation Return Data Message Data Payload

MDP_AOP16_QW1 - Qword SIMD16 Atomic Operation Return Data Message Data Payload

Project: BDW Source: PRM Size (in bits): 1024

0x00000000, 0x00000000

	UXUUU	00000, 0x00000000		
DWord	Bit	Description		
0.0-0.7	255:0	Slot[7:0] Qword[31:0]		
		Format:	MDCR_DW	
		Specifies the lower 32	-bits of Return data for Slot [7:0]	
1.0-1.7	255:0	Slot[15:8] Qword[31:	0]	
		Format:	MDCR_DW	
		Specifies the lower 32	-bits of Return data for Slot [15:8]	
2.0-2.7	255:0	Slot[7:0] Qword[63:32]		
		Project:	All	
		Format:	MDCR_DW	
		Specifies the upper 32-bits of Return data for Slot [7:0]		
3.0-3.7	255:0	Slot[15:8] Qword[63:32]		
		Format:	MDCR_DW	
		Specifies the upper 32-bits of Return data for Slot [15:8]		



Qword SIMD16 Data Payload

M	DP_QW_SIN	1D16 - Qword	SIMD16 Data Payload	
Project:	BDW			
Source:	PRM			
Size (in bits):	1024			
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		Description	
0.0-0.7	255:0	Data[3:0]		
		Project:	All	
		Format:	MDCR_QW	
		Specifies the Slot [3:0] data		
1.0-1.7	255:0	Data[7:4]		
		Project:	All	
		Format:	MDCR_QW	
		Specifies the Slot [7:4] data		
2.0-2.7	255:0	qw11_qw8		
		Project:	All	
		Format:	MDCR_QW	
		Specifies the Slot [1	1:8] data	
3.0-3.7	255:0	qw15_qw12		
		Project:	All	
		Format:	MDCR_QW	

Specifies the Slot [15:12] data

Command Reference: Structures



Read-Only Data Port Message Types

MT_DP_RO - Read-Only Data Port Message Types

Project: BDW

Source: Read-Only DataPort

Size (in bits): 5

Default Value: 0x00000000

Lists all the Message Types in a Read-Only Data Port Message Descriptor [18:14]. Read operations from the Constant Cache and Sampler Cache are encoded in the Read-Only Data Port. Many of the operations are also implemented in Data Port 0, and those operations use the same Message Header.

DWord	Bit	Description				
0	4	Reserve	Reserved			
		Project:	-		AII IIA	
		Format:			MBZ	
		Ignored				
	3:0	Message				
		Project:	7.	All		
		Format:		Enumeration		
		Specifie	Specifies type of message			
		Value	Name		Description	
		00h	MT_CC_OWB [Default]	Oword Block Read Cor	nstant Cache message	
		01h	MT_CC_OWUB	Unaligned Oword Bloc	k Read Constant Cache message	
		02h	MT_CC_OWDB	Oword Dual Block Read Constant Cache message		
		03h	MT_CC_DWS	Dword Scattered Read Constant Cache message		
		04h	MT_SC_OWUB	Unaligned Oword Bloc	k Read Sampler Cache message	
		05h	MT_SC_MB	Media Block Read Sam	npler Cache message	
		06h	MT_RSI	Read Surface Info mes	sage	
		Others	Reserved	Ignored		



Read Surface Info 32-Bit Address Payload

MAPS	B2B_RSI	- Read Surface	Info 32-B	t Address Payload	
Project:	BDW				
Source:	PRM				
Size (in bits):	256				
Default Value:		000, 0x00000000, 0x000000 000, 0x00000000	000, 0x00000000	, 0x00000000, 0x00000000,	
DWord	Bit		Descri	ption	
0.0	31:0	U			
		Project:		All	
		Format:		U32	
		Specifies the U channel	address offset.		
0.1	31:0	V			
		Project:		All	
		Format:		U32	
		Specifies the V channel	address offset.		
0.2	31:0	R			
		Project:		All	
		Format:		U32	
		Specifies the R channel address offset.			
0.3	31:0	LOD			
		Project:	All		
		Format:	MACD_	MACD_LOD	
		Specifies the LOD.			
0.4-0.7	127:0	Reserved			
		Project:		All	
		Format:		Ignore	
		Ignored			



Read Surface Info Data Payload

		MDP_RSI - Re	ead Surface Inf	o Dat	a Payload	
Project:		BDW				
Source:		PRM				
Size (in b	its):	512				
Default V	'alue:	0x00000000, 0x00000	0000, 0x00000000, 0x000	00000, 0	x00000000, 0x00000000,	
	0x00000000, 0x000000000, 0x000000000, 0x00000000					
	ľ	0x00000000, 0x00000	0000, 0x00000000, 0x000	000000		
DWord	Bit		Descript	ion		
0.0-0.5	191:0	Reserved		¥		
		Project:		All		
		Format:		Ignore		
		Ignored				
0.6-0.7	63:0	Instruction Base Address				
		Project:	All			
		Format:	GraphicsAddress[63:0]			
		Instruction Base Address for			ded to 64-bit format.	
			Programming			
		The 48-bit address is retur	ned in a 64-bit address in	n canonio	cal form.	
1.0	31:0	Width				
		Project:			All	
		Format:			U32	
		Surface Width generally computed from RENDER_SURFACE_STATE Width (stored as width minus				
		1). The value is 0 for NULL surface, and in all other cases (Width+1) » LOD. Surface Width from RENDER_SURFACE_STATE (U14), zero extended to 32 bits.				
1.1	21.0	<u> </u>	014), Zero exterided to 5	Z DILS.		
1.1	31:0	Height Project:			All	
		Format:	computed from PENIDED	CLIDEAC	U32 E_STATE Height (stored as height	
		5 5	•		's (Depth + 1). The value for 1D non-	
		array, BUFFER, and NULL su			· · · · · ·	
1.2	31:0	Depth				
		Project:			All	
		Format:			U32	
		Surface Depth, generally c	omputed from RENDER_	SURFACE	_STATE Depth (which is stored depth	
			-	the (Dep	th+1). If 3D surface, value is	
1.2	21.0	(Depth+1) » LOD. In all oth	er case, the value is 0.			
1.3	31:0	MIP Count			All	
		Project:			All	
		Format:	CLIDEA CE CTATE	0 141	U32	
		MIP Count from RENDER_S	SUKFACE_STATE, range [(U, 14], zer	o extended to 32 bits.	



		MD	P_RSI - Read Sur	face Inf	o Dat	a Payload	
1.4	31:0	Surface Type					
		Project:				All	
		Format:				U32	
		Surface Ty	pe from RENDER_SURFACE_	STATE, zero	extended	to 32 bits	
		Value	Name			Description	
		0h	SURFTYPE_1D	1-dimension	nal map o	or array of maps	
		1h	SURFTYPE_2D	2-dimension	nal map o	or array of maps	
		2h	SURFTYPE_3D	3-dimensional map (volumetric) of maps		volumetric) of maps	
		3h	3h SURFTYPE_CUBE Cube m		Cube map or array of cube maps		
		4h	SURFTYPE_BUFFER	Element in a buffer			
		5h	SURFTYPE_STRBUF Structured buffer su		ouffer sur	face	
		7h	SURTYPE_NULL	Null surface)		
		Others	Reserved	Reserved			
1.5	31:0	Surface Fo	ormat				
		Project:				All	
		Format:		U32			
		Surface Format from RENDER_SURFACE_STATE (U9), zero extended to 32 bits.					
1.6-1.7	63:0	Reserved					
		Project:		All			
		Format:			Ignore		
		Ignored					



RENDER SURFACE STATE

Project: BDW Source: PRM

Exists If: //[MessageType] != 'Sample_8x8'

Size (in bits): 480

This is the normal surface state used by all messages that use SURFACE_STATE except those that use MEDIA SURFACE STATE.

DWord Bit Description

0 31:29 Surface Type

This field defines the type of the surface.

Value	Name	Description
0h	SURFTYPE_1D	Defines a 1-dimensional map or array of maps
1h	SURFTYPE_2D	Defines a 2-dimensional map or array of maps
2h	SURFTYPE_3D	Defines a 3-dimensional (volumetric) map
3h	SURFTYPE_CUBE	Defines a cube map or array of cube maps
4h	SURFTYPE_BUFFER	Defines an element in a buffer
5h	SURFTYPE_STRBUF	Defines a structured buffer surface
6h	Reserved	
7h	SURFTYPE_NULL	Defines a null surface

Programming Notes

A null surface is used in instances where an actual surface is not bound. When a write message is generated to a null surface, no actual surface is written to. When a read message (including any sampling engine message) is generated to a null surface, the result is all zeros. Note that a null surface type is allowed to be used with all messages, even if it is not specificially indicated as supported. All of the remaining fields in surface state are ignored for null surfaces, with the following exceptions:

• Width, Height, Depth, LOD, and Render Target View Extent fields must match the depth buffer's corresponding state for all render target surfaces, including null.

All sampling engine and data port messages support null surfaces with the above behavior, even if not mentioned as specifically supported, except for the following:

• The **Surface Type** of a surface used as a render target (accessed via the Data Port's Render Target Write message) must be the same as the **Surface Type** of all other render targets and of the depth buffer (defined in 3DSTATE_DEPTH_BUFFER), unless either the depth buffer or render targets are SURFTYPE_NULL.

For sampling using the 3D sampler, if the Surface Type is programmed to SURFTYPE_NULL, the Surface Format must be a supported surface format for the 3D sampler.



28 Surface Array

Format: Enable

This field, if enabled, indicates that the surface is an array.

Programming Notes

If this field is *enabled*, the **Surface Type** must be SURFTYPE_1D, SURFTYPE_2D, or SURFTYPE CUBE.

If this field is *disabled* and **Surface Type** is SURFTYPE_1D, SURFTYPE_2D, or SURFTYPE_CUBE, the **Depth** field must be set to zero.

27 Reserved

Project: BDW Format: MBZ

26:18 Surface Format

Format: SURFACE_FORMAT

This field specifies the format of the surface or element within this surface. This is used by Sampler and Render Target messages for defining the attributes of surfaces and buffers. Data port messages use this field is used for calculating bounds checking on untyped data. Typed and media data port messages use the surface format for data conversions. The supported formats and their encoding is listed in the table (x+1) in Section (y).

17:16 | Surface Vertical Alignment

Description

For Sampling Engine and Render Target Surfaces: This field specifies the vertical alignment requirement in elements for the surface. Refer to the "Memory Data Formats" chapter for details on how this field changes the layout of the surface in memory. An *element* is defined as a pixel in uncompressed surface formats, and as a compression block in compressed surface formats. For MSFMT_DEPTH_STENCIL type multisampled surfaces, an element is a sample.

This field applies to surface formats other than compressed formats.

For other surfaces: This field is ignored.

Value	Name	Description
0h	Reserved	Reserved
1h	VALIGN 4	Vertical alignment factor j = 4
2h	VALIGN 8	Vertical alignment factor j = 8
3h	VALIGN 16	Vertical alignment factor j = 16

Programming Notes

This field is intended to be set to VALIGN_4 if the surface was rendered as a depth buffer, for a multisampled (4x) render target, or for a multisampled (8x) render target, since these surfaces support only alignment of 4. Use of VALIGN_4 for other surfaces is supported, but increases memory usage.

This field is intended to be set to VALIGN_8 only if the surface was rendered as a stencil buffer, since stencil buffer surfaces support only alignment of 8. If set to VALIGN_8, **Surface Format** must be R8 UINT.



For uncompressed surfaces, the units of "j" are rows of pixels on the physical surface. For compressed texture formats, the units of "j" are in compression blocks, thus each increment in "j" is equal to h pixels, where h is the height of the compression block in pixels.

15:14 | Surface Horizontal Alignment

Description

For Sampling Engine and Render Target Surfaces: This field specifies the horizontal alignment requirement for the surface. Refer to the "Memory Data Formats" chapter for details on how this field changes the layout of the surface in memory.

This field is ignored when **Tiled Resource Mode** is not TRMODE_NONE (i.e. Tiled Resources are enabled).

See Surface Vertical Alignment field for a set of tables for Horizontal and Vertical Alignment when **Tiled Resource Mode** is NOT TRMODE_NONE.

This field applies to surface formats other than compressed formats.

For other surfaces: This field is ignored.

Value	Name	Description
0h	Reserved	Reserved
1h	HALIGN 4	Horizontal alignment factor j = 4
2h	HALIGN 8	Horizontal alignment factor j = 8
3h	HALIGN 16	Horizontal alignment factor j = 16

Programming Notes

This field is intended to be set to HALIGN_8 only if the surface was rendered as a depth buffer with Z16 format or a stencil buffer. In this case it must be set to HALIGN_8 since these surfaces support only alignment of 8. For Z32 formats it must be set of HALIGN_4. Use of HALIGN_8 for other surfaces is supported, but increases memory usage.

For uncompressed surfaces, the units of "i" are pixels on the physical surface. For compressed texture formats, the units of "i" are in compression blocks, thus each increment in "i" is equal to w pixels, where w is the width of the compression block in pixels.

When MCS is enabled for non-MSRT, HALIGN_16 must be used.



13:12 | **Tile Mode**

This field specifies the type of memory tiling (Linear, WMajor, XMajor, or YMajor) employed to tile this surface. See *Memory Interface Functions* for details on memory tiling and restrictions.

Value	Name	Description
0h	LINEAR	Linear mode (no tiling)
1h	WMAJOR	W major tiling
2h	XMAJOR	X major tiling
3h	YMAJOR	Y major tiling

Programming Notes

- Refer to Memory Data Formats for restrictions on TileMode direction for the various buffer types. (Of particular interest is the fact that YMAJOR tiling is not supported for display/overlay buffers).
- The corresponding cache(s) must be invalidated before a previously accessed surface is accessed again with an altered state of this field.
- Use of WMAJOR is valid only for sampling engine, Data Cache Data Port and render target surfaces and Surface Format must be R8_UINT. Vertical Line Stride must be zero.
 In addition to W tiling, this mode implies that the surface is stored as a stencil buffer.
 Refer to Memory Data Formats section for details on stencil buffer surface layout.
- Linear surfaces can be mapped to Main Memory (uncached) or System Memory (cacheable, snooped). Tiled (X/Y/W) surfaces can only be mapped to Main Memory.
- If Surface Type is SURFTYPE_BUFFER, this field must be TILEMODE_LINEAR
- If **Number of Multisamples** is not MULTISAMPLECOUNT_1, this field must be YMAJOR.

11 Vertical Line Stride

Format: U1 In lines to skip between logically adjacent lines

For 2D Non-Array Surfaces accessed via the Sampling Engine or Data Cache Data Port: Specifies number of lines (0 or 1) to skip between logically adjacent lines - provides support of interleaved (field) surfaces as textures.

For Other Surfaces: Vertical Line Stride must be zero.

Programming Notes

This bit must not be set if the surface format is a compressed type (BCn*, FXT1, ETC*, and EAC*).

This bit must not be set if the **Auxiliary Surface Mode** is not AUX_NONE.

If this bit is set on a sampling engine surface, the mip mode filter must be set to MIPFILTER_NONE and the min and mag mode filter cannot be set to MAPFILTER_FLEXIBLE.

Workaround

Workaround (BDW bug# 1909178): All surfaces used by the sampler between sampler cache invalidates must have the same setting of this field in both RENDER_SURFACE_STATE and MEDIA_SURFACE_STATE.



RENDER SURFACE STATE Vertical Line Stride Offset 10 Format: U1 In lines of initial offset (when Vertical Line Stride == 1) For 2D Non-Array Surfaces accessed via the Sampling Engine or Data Cache Data Port: Specifies the offset of the initial line from the beginning of the buffer. Ignored when Vertical Line Stride is 0. For Other Surfaces: Vertical Line Stride Offset must be zero. 9 Sampler L2 Bypass Mode Disable Format: Disable This field allows the Sampler L2 bypass mode to be disabled for the surface. If enabled, Sampler can still disable the L2 bypass as needed. **Render Cache Read Write Mode** 8 For Surfaces accessed via the Data Port to Render Cache: This field specifies the way Render Cache treats a write request. If unset, Render Cache allocates a write-only cache line for a write miss. If set, Render Cache allocates a read-write cache line for a write miss. For Surfaces accessed via the Sampling Engine or Data Port to Texture Cache or Data Cache: This field is reserved : MBZ **Value Name Description** 0h Write-Only Cache Allocating write-only cache for a write miss Allocating read-write cache for a write miss 1h Read-Write Cache **Programming Notes** This field is provided for performance optimization for Render Cache read/write accesses (from

Gen4 EU's point of view).



7:6 | Media Boundary Pixel Mode

For 2D Non-Array Surfaces accessed via the Data Port Media Block Read Message or Data Port Transpose Read message:

This field enables control of which rows are returned on vertical out-of-bounds reads using the Data Port Media Block Read Message or Data Port Transpose Read message. In the description below, frame mode refers to **Vertical Line Stride** = 0, field mode is **Vertical Line Stride** = 1 in which only the even or odd rows are addressable. The frame refers to the entire surface, while the field refers only to the even or odd rows within the surface.

For Other Surfaces: Reserved: MBZ

Value	Name	Description
0h	NORMAL_MODE	The row returned on an out-of-bound access is the closest row in the frame or field. Rows from the opposite field are never returned.
1h	Reserved	
2h	PROGRESSIVE_FRAME	The row returned on an out-of-bound access is the closest row in the frame, even if in field mode.
3h	INTERLACED_FRAME	In field mode, the row returned on an out-of-bound access is the closest row in the field. In frame mode, even out-of-bound rows return the nearest even row while odd out-of-bound rows return the nearest odd row.

Cube Face Enable - Negative X

Exists If:	[Surface Type] == 'SURFTYPE_CUBE'
Format:	Enable

For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.

Programming Notes

When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).

4 Cube Face Enable - Positive X

Exists If:	[Surface Type] == 'SURFTYPE_CUBE'
Format:	Enable

For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.

Programming Notes

When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).



3 Cube Face Enable - Negative Y

	-9
Exists If:	[Surface Type] == 'SURFTYPE_CUBE'
Format:	Enable

For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.

Programming Notes

When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).

2 Cube Face Enable - Positive Y

Exists If:	[Surface Type] == 'SURFTYPE_CUBE'
Format:	Enable

For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.

Programming Notes

When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).

1 Cube Face Enable - Negative Z

	9
Exists If:	[Surface Type] == 'SURFTYPE_CUBE'
Format:	Enable

For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.

Programming Notes

When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).

5:0 Reserved

Reserved	
Exists If:	[Surface Type] != 'SURFTYPE_CUBE'
Format:	MBZ



	RENDER_SURFACE_STATE			
	0	Cube Face Enable	e - Positive Z	
		Exists If:	[Surface Type] == 'SURFTYPE_CUBE'	
		Format:	Enable	
		individual face of while disabling it to Memory Data I	indicates that that face is represented b Formats for the correlation between face for disabled faces must be provided.	hat the face is present in the cube map, y the texture map's border color. Refer es and the cube map memory layout.
			Programming Not	
			DMODE_CLAMP is used when accessing 1b (face enabled).	a cube map, this field must be
1	31	Reserved		
		Format:		MBZ
	30:24	Memory Object	Control State	
		Format:	MEMORY_OBJECT_CONTROL_STATE	
		Specifies the mer any).	e and the associated Auxiliary surface (if	
	23:19	Base Mip Level		
		Format:		U4.1
		Range: [0.0, 14.0]		
		-	nip level is considered the "base" level verbase" mip level.	vhen determining mag-vs-min filter
			Programming Not	ees
		This field also exists in SAMPLER_STATE. If both fields are zero, the Base Mip Level is zero. If one is nonzero, Base Mip Level is the nonzero field. It is illegal to have both Base Mip Level fields nonzero.		
	18	Reserved		
		Format:		MBZ
	17:15	Reserved		
		Format:		MBZ



	RENDER_SURFACE_STATE					
	14:0	Surface QPitch				
		Format:		QPitch[16:2]		
				Description		
		cases:		·	es. It is used only in the following	
 Surface Array is enabled OR Number of Mulitsamples is not NUMSAMPLES_1 and Multisample Format set to MSFMT_MSS OR 				and Multisampled Surface Storage		
Surface Type is SURFTYPE_CUBE						
		Value	Value Name Description			
		[4h,1FFFCh] in multiples of 4 (low 2 bits missing)				
				Programming Note	es	
		This field must be set to an integer multiple of the Surface Vertical Alignment . For compressed textures (BC*, FXT1, ETC*, and EAC* Surface Formats), this field is in units of rows in the uncompressed surface, and must be set to an integer multiple of the vertical alignment parameter "j" defined in the <i>Common Surface Formats</i> section.				
		Software must ensure that this field is set to a value sufficiently large such that the array slices in the surface do not overlap. Refer to the Memory Data Formats section for information on how surfaces are stored in memory.				
2	31:30	Reserved		-		
		Format:			MBZ	



29:16

Height

Format: U14-1

Description

This field specifies the height of the surface, minus 1. If the surface is MIP-mapped, this field contains the height of the base MIP level. For buffers, this field specifies a portion of the buffer size.

Value	Description	Exists If
[0,0]	must be zero	[Surface Type] == 'SURFTYPE_1D'
[0,16383	height of surface - 1 (y/v dimension)	[SurfaceType] == 'SURFTYPE_2D'
[0,2047]	height of surface - 1 (y/v dimension)	[SurfaceType] == 'SURFTYPE_3D'
[0,16383	height of surface - 1 (y/v dimension)	[SurfaceType] == 'SURFTYPE_CUBE'
[0,16383	contains bits [20:7] of the number of entries in the buffer - 1	([SurfaceType] == 'SURFTYPE_BUFFER') ([SurfaceType] == 'SURFTYPE_STRBUF')

Programming Notes

For typed buffer and structured buffer surfaces, the number of entries in the buffer ranges from 1 to 2^{27} . For raw buffer surfaces, the number of entries in the buffer is the number of bytes which can range from 1 to 230. After subtracting one from the number of entries, software must place the fields of the resulting 27-bit value into the Height, Width, and Depth fields as indicated, right-justified in each field. Unused upper bits must be set to zero.

If Vertical Line Stride is 1, this field indicates the height of the field, not the height of the frame

The **Height** of a render target must be the same as the **Height** of the other render targets and the depth buffer (defined in 3DSTATE_DEPTH_BUFFER), unless Surface Type is SURFTYPE_1D or SURFTYPE 2D with **Depth** = 0 (non-array) and **LOD** = 0 (non-mip mapped).

If this surface in memory is accessed with Vertical Line Stride set to both 0 and 1, this field must be an even value when Vertical Line Stride is 0.

If Media Pixel Boundary Mode is not set to NORMAL_MODE, this field must be an even value.

If **Surface Format** is PLANAR*, this field must be a multiple of 4

15:14 Reserved



RENDER_SURFACE_STATE

13:0

Width

Format: U14-1

Description

This field specifies the width of the surface, minus 1. If the surface is MIP-mapped, this field specifies the width of the base MIP level. The width is specified in units of pixels or texels. For buffers, this field specifies a portion of the buffer size.

For surfaces accessed with the Media Block Read/Write message, this field is in units of DWords.

For surfaces accessed with the Transpose Read Message, this field is in units of DWords.

Value	Description	Exists If
[0,16383]	width of surface - 1 (x/u dimension)	[SurfaceType] == 'SURFTYPE_1D'
[0,16383]	width of surface - 1 (x/u dimension)	[SurfaceType] == 'SURFTYPE_2D'
[0,2047]	width of surface - 1 (x/u dimension)	[SurfaceType] == 'SURFTYPE_3D'
[0,16383]	width of surface - 1 (x/u dimension)	[SurfaceType] == 'SURFTYPE_CUBE'
[0,127]	contains bits [6:0] of the number of entries in the buffer - 1	([SurfaceType] == 'SURFTYPE_BUFFER') ([SurfaceType] == 'SURFTYPE_STRBUF')

Programming Notes

- For surface types other than SURFTYPE_BUFFER or STRBUF The Width specified by this field must be less than or equal to the surface pitch (specified in bytes via the Surface Pitch field).
- For cube maps, Width must be set equal to the Height.
- For MONO8 textures, Width must be a multiple of 32 texels.
- The Width of a render target must be the same as the Width of the other render target(s) and the depth buffer (defined in 3DSTATE_DEPTH_BUFFER), unless Surface
 Type is SURFTYPE_1D or SURFTYPE_2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped).
- The **Width** of a render target with YUV surface format must be a multiple of 2.
- For SURFTYPE_BUFFER: The low two bits of this field must be 11 if the Surface Format is RAW (the size of the buffer must be a multiple of 4 bytes).

If Surface Format is PLANAR*, this field must be a multiple of 4

3 31:21

Depth

Format: U11-1



RENDER_SURFACE_STATE

This field specifies the total number of levels, minus 1, for a volume texture or the number of array elements, minus 1, allowed to be accessed starting at the **Minimum Array Element** for arrayed surfaces. If the volume texture is MIP-mapped, this field specifies the depth of the base MIP level. For buffers, this field specifies a portion of the buffer size.

Value	Description	Exists If
[0,2047]	number of array elements - 1	[SurfaceType] == 'SURFTYPE_1D'
[0,2047]	number of array elements - 1	[SurfaceType] == 'SURFTYPE_2D'
[0,2047]	depth of surface - 1 (z/r dimension)	[SurfaceType] == 'SURFTYPE_3D'
[0,340]	number of array elements - 1 [see programming notes for range]	[SurfaceType] == 'SURFTYPE_CUBE'
[0,1023]	contains bits [30:21] of the number of entries in the buffer - 1	([SurfaceType] == 'SURFTYPE_BUFFER') AND ([SurfaceFormat] == 'RAW')
[0,63]	contains bits [26:21] of the number of entries in the buffer - 1	([SurfaceType] == 'SURFTYPE_BUFFER') AND ([SurfaceFormat] != 'RAW')
[0,63]	contains bits [26:21] of the number of entries in the buffer - 1	[SurfaceType] == 'SURFTYPE_STRBUF'

Programming Notes

The **Depth** of a render target must be the same as the **Depth** of the other render target(s) and of the depth buffer (defined in 3DSTATE_DEPTH_BUFFER).

For SURFTYPE_CUBE: For **Sampling Engine Surfaces**, the range of this field is [0,340], indicating the number of cube array elements (equal to the number of underlying 2D array elements *divided by 6*). For other surfaces, this field must be zero.

For SURFTYPE_BUFFER: The range of this field is [0,63] unless the **Surface Format** is RAW and **Surface Ptich** is 1 byte.

For SURFTYPE_1D, 2D, and CUBE: The range of this field is reduced by one for each increase from zero of **Minimum Array Element**. For example, if **Minimum Array Element** is set to 1024 on a 2D surface, the range of this field is reduced to [0,1023].

20	Reserved		
	Format:	MBZ	
19:18	Reserved		
	Format:	MBZ	



17:0 | Surface Pitch

Format:

U18-1 Pitch in #Bytes

- 1. Range For surfaces of type SURFTYPE_BUFFER: [0,2047] -> [1B, 2048B]
- 2. For surfaces of type SURFTYPE_STRBUF: [0,2047] -> [1B, 2048B]
- 3. For other linear surfaces: [0, 262143] -> [1B, 256KB]
- 4. For X-tiled surface: [511, 262143] -> [512B, 256KB] = [1 tile, 512 tiles]
- 5. For Y-tiled surfaces: [127, 262143]->[128B, 256KB] = [1 tile, 2048 tiles]
- 6. For W-tiled surfaces: [127, 262143]->[128B, 256KB] = [1 tile, 2048 tiles]
- 7. For TileYF and TileYS surfaces, the range is dependent on the Cu parameter (refer to *Memory Data Formats* section for the definition of the Cu parameter depending on the case). The range in bytes is [2^{cu}-1,262143] -> [(2^{cu})B,256KB] = [1 tile, 256KB/(2^{cu}) tiles]

This field specifies the surface pitch in (#Bytes - 1).

For surfaces of type SURFTYPE_BUFFER and SURFTYPE_STRBUF, this field indicates the size of the structure.

Programming Notes

- For linear render target surfaces and surfaces accessed with the typed data port messages, the pitch must be a multiple of the element size for non-YUV surface formats. Pitch must be a multiple of 2 * element size for YUV surface formats.
- For untyped data port messages, which are only supported with Surface Type SURFTYPE_BUFFER, the pitch must be 1 byte.
- For linear surfaces with **Surface Type** of SURFTYPE_STRBUF, the pitch must be a multiple of 4 bytes.
- For linear surfaces with **Surface Type** of SURFTYPE_BUFFER and **Surface Format** RAW, the pitch must be 1 byte.
- For other linear surfaces, the pitch can be any multiple of bytes.
- For tiled surfaces, the pitch must be a multiple of the tile width.

If the surface is a stencil buffer (and thus has **Tile Mode** set to TILEMODE_WMAJOR), the pitch must be set to 2x the value computed based on width, as the stencil buffer is stored with two rows interleaved. For details on the separate stencil buffer storage format in memory, see GPU Overview (vol1a), Memory Data Formats, Surface Layout, 2D Surfaces, Stencil Buffer Layout (section 8.20.4.8).

4 31 Reserved

Exists If:	[Surface Type] != 'SURFTYPE_STRBUF'
Format:	MBZ

30:29 Render Target And Sample Unorm Rotation

Exists If:	[Surface Type] != 'SURFTYPE_STRBUF'
------------	-------------------------------------

For Render Target Surfaces: This field specifies the rotation of this render target surface when being written to memory.

For Other Surfaces: This field is ignored.



RENDER_SURFACE_STATE

Value Name		Description
0h	0DEG	No rotation (0 degrees)
1h	90DEG	Rotate by 90 degrees
3h	270DEG	Rotate by 270 degrees

Programming Notes

Programming Notes for Render Target Surfaces only

- Rotation is not supported for render targets of any type other than simple, non-mip-mapped, non-array 2D surfaces. The surface must be using tiled with X major.
- **Width** and **Height** fields apply to the dimensions of the surface before rotation.
- For 90 and 270 degree rotated surfaces, the **Height** (rather than the **Width**) must be less than or equal to the **Surface Pitch** (specified in bytes).
- For 90 and 270 degree rotated surfaces, the actual **Height** and **Width** of the surface in pixels (not the field value which is decremented) must both be even.

Rotation is supported only for surfaces with the following surface formats: B5G6R5_UNORM, B5G6R5_UNORM_SRGB, R8G8B8A8_UNORM, R8G8B8A8_UNORM_SRGB, B8G8R8[A|X]8_UNORM, B8G8R8[A|X]8_UNORM_SRGB, B10G10R10[A|X]2_UNORM, B10G10R10A2_UNORM_SRGB, R10G10B10A2_UNORM, R10G10B10A2_UNORM_SRGB, R16G16B16A16 FLOAT, R16G16B16X16 FLOAT

28:18 | Minimum Array Element

Exists If:	[Surface Type] != 'SURFTYPE_STRBUF'
Format:	U11

Range

1D/2D/cube surfaces: [0,2047]

3D surfaces: [0,2047]

For Sampling Engine, Render Target, and Data Port Typed 1D and 2D Surfaces:

This field indicates the minimum array element that can be accessed as part of this surface. This field is added to the delivered array index before it is used to address the surface. For Quilted Textures, this field the number of quilt slices to offset from array slice 0.

For Render Target and Data Port Typed 3D Surfaces:

This field indicates the minimum 'R' coordinate on the LOD currently being rendered to. This field is added to the delivered array index before it is used to address the surface.

For Sampling Engine Cube Surfaces:

This field indicates the minimum array element in the underlying 2D surface array that can be accessed as part of this surface (the cube array index is multipled by 6 to compute this value, although this field is not restricted to only multiples of 6). This field is added to the delivered array index before it is used to address the surface.

For Other Surfaces:

This field must be set to zero.



17:7 | Render Target View Extent

Exists If:	[Surface Type] != 'SURFTYPE_STRBUF'
Format:	U11-1

Range [0,2047] to indicate extent of [1,2048]

For Render Target and Typed Dataport 3D Surfaces:

This field indicates the extent of the accessible 'R' coordinates minus 1 on the LOD currently being rendered to.

For Render Target and Typed Dataport 1D and 2D Surfaces:

This field must be set to the same value as the Depth field.

For Other Surfaces: This field is ignored.

6 Multisampled Surface Storage Format

_	
Exists If:	[Surface Type] != 'SURFTYPE_STRBUF'

This field indicates the storage format of the multisampled surface.

Value	Name	Description
0h	MSS	
		Multsampled surface was/is rendered as a render target
1h	DEPTH_STENC	
	IL	Multisampled surface was rendered as a depth or stencil buffer

Programming Notes

- All multisampled render target surfaces must have this field set to MSFMT_MSS
- IF this field is MSFMT_DEPTH_STENCIL, the only sampling engine messages allowed are "ld2dms", "resinfo", and "sampleinfo".
- This field is ignored if **Number of Multisamples** is MULTISAMPLECOUNT_1

5:3 **Number of Multisamples**

F ' 1 TC	IC (T 1	ICLIDET/DE CTDDLIEL
Exists If:	INDIFFACO IMPOLIA	'SURFTYPE STRBUF'
	LOULIAGE IVUEL!	

This field indicates the number of multisamples on the surface.

Value	Name			
0h	MULTISAMPLECOUNT_1			
1h	MULTISAMPLECOUNT_2			
2h	MULTISAMPLECOUNT_4			
3h	MULTISAMPLECOUNT_8			
4h	Reserved			
5h-7h	Reserved			

Programming Notes

If this field is any value other than MULTISAMPLECOUNT_1, the **Surface Type** must be SURFTYPE_2D This field must be set to MULTISAMPLECOUNT_1 unless the surface is a Sampling Engine surface or Render Target surface.

If this field is any value other than MULTISAMPLECOUNT_1, Surface Min LOD, Mip Count / LOD, and Resource Min LOD must be set to zero.



					what's inside"
			REND	ER_SURFAC	E_STATE
	31:0	Reserved			_
		Exists If:	[Surface T	ype] == 'SURFTYP	_STRBUF'
		Format:	MBZ	-	
	2:0	Multisample P	osition Palet	te Index	
		Exists If:		ype] != 'SURFTYPE	_STRBUF'
		This field indic	ates the index	into the sample p	osition palette that the multisampled surface is
		_	•	as a return value fo	r the sampleinfo message, and is otherwise not
		used by hardwa			
		10.71	Value		Name
		[0,7]			
5	31:25	X Offset			
		Format:		PixelOffset[8	-
				ntal offset in pixels	from the Surface Base Address to the start
		(origin) of the s		the alignment restr	ictions on the origin of tiled surfaces. Previously,
			•	_	t the base address, and thus needed to satisfy
			_	ent restriction. Nov	w the origin can be specified at a finer (4-wide x
		4-high pixel) re			
		Value	Name		Description
		[0,508]		In multiples of 4 (ow 2 bits missing)
			ming Notes		
		For line	ar surfaces, th	is field must be zei	ro.
			aces accessed		t Media Block Read/Write message, the pixel size
		For surfaces accessed with the Data Port Transpose Read message , the pixel size is assumed to be 32 bits in width.			
					.6, 32, 64, or 128 bits per pixel, this field must be
		zero.	iace roillat	with other than 6, 1	.o, 52, 64, or 126 bits per pixer, this field flust be
		If Rend	er Target Rot	tation is set to other	er than RTROTATE_0DEG, this field must be zero.
 If Surface Type not SURFTYPE_2D, this field must be zero. If MIP Count is not zero, this field must be zero. If Number of Multisamples is not MULTISAMPLECOU If Surface Array is enabled, this field must be zero. 					
				ust be zero.	
		If Auxiliary Surface Mode is not AUX_NONE, this field must be zero.			
		If Surface Vertical Alignment is VALIGN_8, this field must be a multiple of 8.			
				_	nent, this field must be a multiple of 16.
					ment, this field must be a multiple of 8.
				rface Format is PL	·
	24	Reserved	. De Zelo II Ju		
	24	Format:			MBZ
		Tomat.			IVIDA



23:21 **Y Offset**

Format: RowOffset[4:2]

This field specifies the vertical offset in rows from the **Surface Base Address** to the start of the surface. (See additional description in the **X Offset** field.)

	Value Name		Description	
[0,28] In multiples of 4 (low two bits missing)		In multiples of 4 (low two bits missing)		

Programming Notes

- For linear surfaces, this field must be zero.
- For render targets in which the **Render Target Array Index** is not zero, this field must be zero.
- For **Surface Format** with other than 8, 16, 32, 64, or 128 bits per pixel, this field must be zero.
- If **Render Target Rotation** is set to other than RTROTATE_0DEG, this field must be zero.
- If **Surface Type** not SURFTYPE_2D, this field must be zero.
- If MIP Count is not zero, this field must be zero.
- If **Number of Multisamples** is not MULTISAMPLECOUNT_1, this field must be zero.
- If **Surface Array** is enabled, this field must be zero.
- If **Auxiliary Surface Mode** is not AUX_NONE, this field must be zero.

This field must be zero if **Surface Format** is PLANAR*.

20 **EWA Disable For Cube**

Format: Disable

Specifies if EWA mode for LOD quality improvement needs to be disabled for cube maps.

Value	Name	Description
0h	Enable [Default]	EWA is enabled for cube maps
1h	Disable	EWA is disabled for cube maps

Programming Notes

This field indicates if EWA mode for LOD quality improvement needs to be disabled for cube maps. By default EWA would be on for cube maps hence this field must be 0. If there is any spec violation seen with EWA on cube maps then this field must be set to 1 to disable EWA for cubes.

19:18 Reserved

Format: MBZ

17:15 Reserved: MBZ



	RENDER_SURFACE_STATE						
14	Cohere	ency Type					
	Specifies the type of coherency maintained for this surface.						
	Valu e	Name	me Description				
	0h	GPU coherent	Surface memory is kept coherent with GPU threads using GPU read/write ordering rules. Surface memory is backed by system memory but is not ke coherent with CPU (LLC).				
	1h	IA coherent	Surface mem	nory is kept coherent wit	h CPU (LLC).		
				Programming Not	tes		
	This field may optionally be 1 (IA coherent) for messages sent to SFID_DP_DC0 or SFID_DP_DC0 or SFID_DP_DC2. This field is typically set to 0 (GPU coherent) if the context is operating in a non-SVM legacy mode (for example, Ring Buffer or a Execlist using 32-bit Virtual Address Legacy Context PPGTT32).						
13:12	Reserv	ed					
	Forma	t:			MBZ		
11:8	Reserv	ed					
	Forma	t:			MBZ		
7:4	Surfac	e Min LOD					
	Format:			U4 In LOD Units			
	For Sampling Engine and Typed Surfaces: This field indicates the most detailed LOD that can be accessed as part of this surface. This field is added to the delivered LOD (sample_l, ld, or resinfo message types) before it is used to address the surface. For Other Surfaces:						
	This field is ignored.						
	This C	alal	if the C	Programming Not			
	I his fie	eia must be	zero if the Su	rface Format is MONO8	3		



			RENDER_SURFACE_STATE				
	3:0	MIP Cour	nt / LOD				
			Sampling Engine and Typed Surfaces: U4 in (LOD units - 1) Render Target Surfaces: U4 in LOD units				
			Sampling Engine and Typed Surfaces: [0,14] representing [1,15] MIP levels Render Target Surfaces: [0,14] representing LOD Other Surfaces: [0]				
		For Sampling Engine and Typed Surfaces: This field indicates the number of MIP levels allowed to be accessed starting at Surface Min LOD, which must be less than or equal to the number of MIP levels actually stored in memory for this surface. For sample* messages, the mip map access is clamped to be between the mipmap specified by the integer bits of the Min LOD and the ceiling of the value specified here. For Id* messages, out-of-bounds behavior results for LODs outside of the range specified in this field. For Render Target Surfaces: This field defines the MIP level that is currently being rendered into. This is the absolute MIP level on the surface and is not relative to the Surface Min LOD field, which is ignored for render target surfaces. For Other Surfaces: This field is reserved: MBZ Programming Notes					
		the depth For rende	of a render target must be the same as the LOD of the other render target(s) and of the buffer (defined in 3DSTATE_DEPTH_BUFFER). Ber targets with YUV surface formats, the LOD must be zero. Colling engine surfaces with YCRCB* or PLANAR* surface format, MIP Count must be				
6	31	Reserved					
		Exists If: Format:	([Surface Format] != 'PLANAR') MBZ				
	31	Separate	UV Plane Enable				
		Exists If:	([Surface Format] == 'PLANAR')				
		Format:	Enable				
		If enabled, this field indicates that the U and V are present as separate planes. If disabled, the UV data is interleaved on a single plane.					
		Programming Notes					
		This field must be disabled (separate UV planes are not supported).					
	30	Reserved					
		Project:	BDW				
		Exists If:	([Surface Format] == 'PLANAR')				
		Format: MBZ					



20.10		RENDER_SU	RFACE_STATE				
30:TP	Auxiliary Surface	QPitch					
	Exists If:	([Surface Format] != 'PLANAR')					
	Format:	QPitch[16:2]					
	This field specifies the distance in rows between array slices on the auxiliary surface.						
	Value	Name	Description				
	[4h,1FFFCh]	in r	in multiples of 4 (low 2 bits missing)				
		P	Programming Notes				
	This field must be	set to an integer m	ultiple of the Surface Vertical Alignment				
	in the auxiliary sur		set to a value sufficiently large such that the array slices Refer to the Memory Data Formats section for ed in memory.				
	Horizontal Alignm	_	auxiliary surface, MCS, QPitch must be computed with ace Vertical Alignment = 128. These alignments are only render target.				
29:16	X Offset for U or I	JV Plane					
	Exists If:	([Surface Format] == 'PLANAR')				
	Format:	U14					
	This field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the U plane or interleaved UV plane, depending on the setting of Separate UV Plane Enable .						
	Programming Notes						
	This field must be a multiple of 4 (bits 1:0 MBZ).						
	Auxiliary Surface Mode is forced to AUX_NONE.						
15:14	Reserved						
	Project:	All					
	Exists If:	([Surface Format] == 'PLANAR')					
	F t.	MBZ					
	Format:						
15:12	Reserved						
15:12		([Surface Forma	t] != 'PLANAR')				
15:12	Reserved	([Surface Forma	t] != 'PLANAR')				
	Reserved Exists If: Format:	MBZ	t] != 'PLANAR')				
15:12	Reserved Exists If: Format: Auxiliary Surface	MBZ Pitch					
	Reserved Exists If: Format: Auxiliary Surface Exists If:	MBZ Pitch ([Surface Forma	t] != 'PLANAR')				
	Reserved Exists If: Format: Auxiliary Surface Exists If: Format:	MBZ Pitch ([Surface Formal U9-1 Pitch in #T	t] != 'PLANAR') iiles				
	Reserved Exists If: Format: Auxiliary Surface Exists If: Format:	MBZ Pitch ([Surface Formal U9-1 Pitch in #T	t] != 'PLANAR')				
	Reserved Exists If: Format: Auxiliary Surface Exists If: Format: This field specifies Value	MBZ Pitch ([Surface Formal U9-1 Pitch in #T the Auxiliary surface	t] != 'PLANAR') Tiles e pitch in (#Tiles - 1). Description				
11:3	Reserved Exists If: Format: Auxiliary Surface Exists If: Format: This field specifies Value [0, 511]	MBZ Pitch ([Surface Forma: U9-1 Pitch in #T the Auxiliary surfac Name	t] != 'PLANAR') iiles e pitch in (#Tiles - 1).				
	Reserved Exists If: Format: Auxiliary Surface Exists If: Format: This field specifies Value	MBZ Pitch ([Surface Forma: U9-1 Pitch in #T the Auxiliary surfac Name	t] != 'PLANAR') illes e pitch in (#Tiles - 1). Description -> [1 tile, 512 tiles]				



RENDER SURFACE STATE

This field specifies the vertical offset in rows from the **Surface Base Address** to the start (origin) of the U plane or interleaved UV plane, depending on the setting of **Separate UV Plane Enable**.

Programming Notes

Auxiliary Surface Mode is forced to AUX_NONE.

2:0 Auxiliary Surface Mode

Project:	BDW
Exists If:	([Surface Format] != 'PLANAR')
Format:	U3

Specifies what type of surface the Auxiliary surface is. The Auxiliary surface has its own base address and pitch, but otherwise shares or overrides other fields set for the primary surface, detailed in the programming notes below.

Value	Name	Description			
0h	AUX_NONE	No Auxiliary surface is used			
1h	AUX_MCS	The Auxiliary surfaces is an MCS (Multisample Control Surface)			
2h	AUX_APPEND	The Auxiliary surface is an append buffer			
3h	AUX_HIZ	The Auxiliary surface is a hierarchical depth buffer			
4h	Reserved				
5h	Reserved				
6h-7h	Reserved				

Programming Notes

The CCS and hierarchical depth Auxiliary surface shares **Height**, **Width**, **Depth**, **Surface Type**, **Surface Array**, **Surface Min LOD**, **MIP Count / LOD**, **Surface Object Control State**, **Resource Min LOD**, and **Minimum Array Element** with the primary surface. The hierarchical depth Auxiliary surface uses **Surface Horizontal Alignment** of 16, **Surface Vertical Alignment** of 8, regardless of the primary surface's values for these fields. **X & Y Offset** are set to zero for the purpose of accessing the Auxiliary surface. If this field is set to AUX_HIZ, **Surface Format** must be be one of the following: R32_FLOAT, R24_UNORM_X8_TYPELESS, or R16_UNORM, and the format must match the format used when the surface was used as a depth buffer (with R channel corresponding to D channel).

The CCS Auxiliary surface for non-multisampled render targets has Horizontal Alignment = 256 and Vertical alignment = 128.

If this field is set to AUX_HIZ, **Number of Multisamples** must be MULTISAMPLECOUNT_1, and Surface Type cannot be SURFTYPE_3D.

7 31 Red Clear Color

For Sampling Engine Multisampled Surfaces and Render Targets:

Specifies the clear value for the red channel.

For Other Surfaces:

This field is ignored.



	RENDER_SURFACE_STATE					
30	Green Clear Color					
	Format: Clear Color Enumerated Type					
	For Sampling Engine Multisampled Surfaces and Render Targets:					
	Specifies the clear value for the green channel.					
	For Other Surfaces:					
20	This field is ignored. Blue Clear Color					
29	Format: Clear Color Enumerated Type					
	For Sampling Engine Multisampled Surfaces and Render Targets:					
	Specifies the clear value for the blue channel.					
	For Other Surfaces:					
	This field is ignored.					
28	Alpha Clear Color					
	Format: Clear Color Enumerated Type					
	For Sampling Engine Multisampled Surfaces and Render Targets:					
	Specifies the clear value for the alpha channel.					
	For Other Surfaces:					
~=~=	This field is ignored.					
27:25	Shader Channel Select Red					
	Format: Shader Channel Select Enumerated Type					
	Specifies which surface channel is read or written in the Red shader channel.					
	Programming Notes					
	The Shader channel selects also define which shader channels are written to which surface					
	channel. If the Shader channel select is SCS_ZERO or SCS_ONE then it is not written to the surface. If the shader channel select is SCS_RED it is written to the surface red channel and so					
	on. If more than one shader channel select is set to the same surface channel only the first					
	shader channel in RGBA order will be written. Each shader channel select must be set to the					
	same surface channel ($R = SCS_RED$, $G = SCS_GREEN$, $B = SCS_BLUE$, $A = SCS_ALPHA$) if the					
	surface is accessed via the sampler's sample_unorm* or sample_8x8 messages.					
	The Shader Channel Select fields do not affect the following sampling engine message types:					
	resinfo, sampleinfo, LOD, and Id_mcs. These messages behave as if each Shader Channel Selec					
	is set to the same color surface channel.					
	For the sampling engine <i>gather4*</i> messages, the Gather4 Source Channel Select field in the					
	message header defines which channel's Shader Channel Select is used to select the surface channel to be sampled. Other Shader Channel Select fields are ignored.					
	For the sampling engine sample*_c and gather4*_c messages, the compare operation always					
	occurs on the red channel from the surface regardless of the setting of the Shader Channel					
	Select fields.					
	For Render Target, Red, Green and Blue Shader Channel Selects MUST be such that only valid					
	components can be swapped i.e. only change the order of components in the pixel. Any other					
	values for these Shader Channel Select fields are not valid for Render Targets. This also mear					
	that there MUST not be multiple shader channels mapped to the same RT channel.					
	When multiple Channel selects have the same value and shader channel is disabled, disable					
	channel writes 0s to memory. This behavior does not match with Data Port message via HDC					



RENDER_SURFACE_STATE					
24:22	Shader Channel Select Green				
	Format: Shader Channel Select Enumerated Type				
	See Shader Channel Select Red for details.				
21:19	Shader Channel Select Blue				
	Format: Shader Channel Select Enumerated Type				
	See Shader Channel Select Red for details.				
18:16	Shader Channel Select Alpha				
	Format: Shader Channel Select Enumerated Type				
	See Shader Channel Select Red for details.				
	Programming Notes				
	Shader Channel Select Alpha must be set to SCS_ONE for the following formats when				
	sampling (not reading via data port):				
	BC6H_SF16				
	BC6H_UF16				
	R32G32B32_FLOAT				
	R11G11B10_FLOAT				
	L32X32_FLOAT				
	PLANAR_420_8				
	ETC1_RGB8				
	ETC2_RGB8				
	EAC_R11 EAC_RG11				
	EAC_SIGNED_R11				
	EAC_SIGNED_RG11				
	ETC2_SRGB8				
	R8G8B8_UNORM_SRGB				
	R8G8B8_UNORM				
	R8G8B8_SNORM				
	R8G8B8_UINT				
	R8G8B8_SINT				
	R16G16B16_FLOAT				
	R16G16B16X16_FLOAT				
	R16G16B16_UNORM				
	R16G16B16_SNORM				
	R16G16B16_UINT				
	R16G16B16_SINT For Render Target, this field MUST be programmed to value = SCS_ALPHA.				
15.12					
15.12					
	Format: MBZ				



RENDER SURFACE STATE 11:0 **Resource Min LOD** Format: U4.8 in LOD units **For Sampling Engine Surfaces:** This field indicates the most detailed LOD that is present in the resource underlying the surface. Refer to the "LOD Computation Pseudocode" section for the use of this field. For Other Surfaces: This field is ignored. **Value Name** [0,14]**Programming Notes** This field must be zero if the **Surface Format** is MONO8 This field must be zero if the **ChromaKey Enable** is enabled in the associated sampler. 8..9 63:0 **Surface Base Address** Format: GraphicsAddress[63:0]SurfaceBase Specifies the byte-aligned base address of the surface. **Programming Notes** • For SURFTYPE_BUFFER render targets, this field specifies the base address of first element of the surface. The surface is interpreted as a simple array of that single element type. The address must be naturally-aligned to the element size (e.g., a buffer containing R32G32B32A32 FLOAT elements must be 16-byte aligned). • For SURFTYPE_BUFFER non-rendertarget surfaces, this field specifies the base address of the first element of the surface, computed in software by adding the surface base address to the byte offset of the element in the buffer. • Mipmapped, cube and 3D sampling engine surfaces are stored in a "monolithic" (fixed) format, and only require a single address for the base texture. • The Base Address for linear render target surfaces and surfaces accessed with the typed surface read/write data port messages must be element-size aligned, for non-YUV surface formats, or a multiple of 2 element-sizes for YUV surface formats. Other linear surfaces have no alignment requirements (byte alignment is sufficient.) Linear depth buffer surface base addresses must be 64-byte aligned. Note that while render targets (color) can be SURFTYPE BUFFER, depth buffers cannot. • For tiled surfaces, the actual start of the surface can be offset from the **Surface Base** Address by the X Offset and Y Offset fields. Certain message types used to access surfaces have more stringent alignment requirements. Please refer to the specific message documentation for additional restrictions. Tiled surface base addresses must be 4KB-aligned. Note that only the offsets from **Surface** Base Address are tiled, Surface Base Address itself is not transformed using the tiling algorithm.



			RENDER_SURFACE_STATE			
1011	63:62	Reserved				
		Exists If:	([Surface Format] == 'PLANAR')			
		Format:	MBZ			
	61:48	X Offset for V Plane				
		Exists If:	([Surface Format] == 'PLANAR')			
		Format:	U14			
		This field specifie (origin) of the V p	es the horizontal offset in pixels from the Surface Base Address to the start blane.			
		Programming Notes				
		This field must b	e a multiple of 4 (bits 1:0 MBZ).			
		This field is ignor	red if Separate UV Plane Enable is disabled.			
	47:46	Reserved				
		Exists If:	([Surface Format] == 'PLANAR')			
		Format:	MBZ			
	45:32	Y Offset for V Pl	ane			
		Exists If:	([Surface Format] == 'PLANAR')			
		Format:	U14			
		This field specifies the vertical offset in rows from the Surface Base Address to the start (origin) of the V plane.				
			Programming Notes			
		This field is ignored if Separate UV Plane Enable is disabled.				
	63:12	Auxiliary Surface	e Base Address			
		Exists If:	([Surface Format] != 'PLANAR')			
		Format:	GraphicsAddress[63:12]			
		Specifies the 4kbyte-aligned base address of the Auxiliary surface associated with the primary surface specified in other SURFACE_STATE fields.				
	11	Reserved				
		Format:	MBZ			
	10	Reserved				
		Format:	MBZ			
	9:0	Reserved				
		Project:	BDW			
		Format:	MBZ			
12						
13	31:0	Reserved				
		Exists If:	[Auxiliary Surface Mode] == 'AUX_HIZ'			
		Format:	MBZ			



	RENDER_SURFACE_STATE					
14	31:0	Reserved				
		Exists If:	[Auxiliary Surface Mode] == 'AUX_HIZ'			
		Format:	MBZ			
15	31:0	Reserved				
Project: All Exists If: [Auxiliary Surface Mode] == 'AUX_HIZ'		All				
		[Auxiliary Surface Mode] == 'AUX_HIZ'				
		Format:	MBZ			

Render Data Port Message Types

	N	T_DP_R	RT - Render Da	ita Po	ort Me	ssage Types	
Project:		BDW					
Source:		Render Cache DataPort					
Size (in bits):	ize (in bits): 5						
Default Value	2:	0x0000000	C				
Lists all the N	Лessag	e Types in a I	Render Data Port Messa	ge Desc	riptor [18:1	4].	
DWord	Bit			Des	cription		
0	4	Reserved					
		Project:			All		
Format:			MBZ				
		Ignored	ignored				
	3:0	Message Ty	pe				
		Project:		All			
		Format:		Enumer	ration		
		Specifies type	pe of message				
Value Name				Description			
	0Ch MT_RTW [Default] Render Target V				rget Write message		
	0Dh MT_RTR Render		Render Ta	Render Target Read message			
		Others	Reserved		Ignored	red	

Command Reference: Structures



Render Target Index Message Header Control

M	HC_	RT_RTI - Render Target Index N	Message	Header Control			
Project:		BDW					
Source:		PRM					
Size (in b	its):	32					
Default V	'alue:	0x00000000					
DWord	Bit	Description					
0	31:3	Reserved					
		Project: All					
		Format:	Ignore				
		Ignored					
	2:0	Render Target Index					
		Project:		All			
		Format:	U3				
		Specifies the render target index that will be used to	select blend	state from BLEND_STATE.			



Render Target Message Header

		MH_RT - Render	Та	rget Me	essage Header	
Project:		BDW				
Source:		PRM				
Size (in bi	ts):	512				
Default Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000						
DWord	Bit	Description				
0.0	31:0	Render Target Controls 0		Descripti		
0.0	31.0	Project:		All		
		Format:		MHC_RT_C0		
		Specifies controls for Render Targe	2† \Λ			
0.1	31:0	Color Calculator State Pointer		THE GITA REG	a messages.	
0.1	31.0	Project:	All			
		Format:		IC_RT_CCSP		
					VORD-aligned GeneralStateOffset for Color	
		State. Ignored by Render Target Re	•		unghed deneral state on section color	
0.2	31:0	Render Target Index				
		Project:	Δ			
		Format:	N	HC_RT_RTI		
		For Render Target Write message, from BLEND_STATE. Ignored by Rer	•		nder target index used to select blend state	
0.3-0.4	63:0	Reserved			5	
		Project:			All	
		Format:			Ignore	
		Ignored				
0.5	31:0	Color Code				
		Project:		All		
		Format:			CC C	
		Hardware uses to track synchronizing	ing	events and fr	ree resources on thread completion.	
0.6-0.7	63:0	Reserved				
		Project:			All	
		Format:			Ignore	
		Ignored				
1.0-1.1	63:0	Reserved				
		Project:			All	
		Format:			Ignore	
		Ignored				



	MH_RT - Render Target Message Header					
1.2	31:0	Subspan 0				
		Project:	All			
		Format:	MHC_	_RT_SUBSPAN		
		Upper left corner of subspan	0			
1.3	31:0	Subspan 1				
		Project:	All			
		Format:	MHC_	_RT_SUBSPAN		
		Upper left corner of subspan	1			
1.4	31:0	Subspan 2				
		Project:	All			
		Format:	MHC_RT_SUBSPAN			
		Upper left corner of subspan	2			
1.5	31:0	Subspan 3				
		Project:	All			
		Format:		_RT_SUBSPAN		
		Upper left corner of subspan	3			
1.6	31:0	Reserved				
		Project:			All	
		Format:			Ignore	
		Ignored				
1.7	31:0	Pixel Sample Enables		1		
		Project:		All		
		Format:		MHC_RT_PSM		
	Pixel Sample Enables					



Render Target Message Header Control

	MI	HC_RT_C0 - F	Render Target Mes	sage	Hea	nder Control	
Project:		BDW					
Source:		PRM					
Size (in b	oits):	32					
Default \	/alue:	0x00000000					
DWord	Bit		Descript	ion			
0	31	Reserved		ı			
		Project:		All	All		
		Format:		Ignore	9		
		Ignored					
	30:27	Viewport Index					
		Project:				All	
		Format:				U4	
			Vrite message, specifies the ind red by Render Target Read mes		ne viewp	oort currently being used.	
	26:16	Render Target Arra	y Index				
		Project:			All		
		Format:			U11		
		Specifies the array index to be used for the following surface types: SURFTYPE_1D: specifies the array index. Range = [0,511] SURFTYPE_2D: specifies the array index. Range = [0,511] SURFTYPE_3D: specifies the Z or R coordinate. Range = [0,2047] SURFTYPE_BUFFER: must be zero. SURFTYPE_CUBE: specifies the face identifier. Mapping (0,+x) (1,-x) (2,+y) (3,-y) (4,+z) (5,-z).					
			Programmin	g Note	S		
		The Render Target Array Index used by hardware for access to the Render Target is overridden with the Minimum Array Element defined in SURFACE_STATE if it is out of the range between Minimum Array Element and Depth. For cube surfaces, a depth value of 5 is used for this determination.					
	15	Front/Back Facing	Polygon				
		Project:				All	
		Format:				U1	
		Determines whethe which stencil test sta	r the polygon is front or back fa te to use.	icing. U	sed by 1	the render cache to determine	
		Value Name				Description	
		0h Front facing			All		
		1h Back facing All					
	14	Stencil Present to F	Render Target				
		Project:		All			
		Format:		Enable			
	For Render Target Write message, indicates that computed stencil is included in the messa Must be zero for Render Target Read message.						



M	HC_RT_C0 - Render Targ	et Message Header Control				
13	Source Depth Present to Render Targ	rt				
	Project:	All				
	Format:	Enable				
	ates that source depth data is included in the mess	age.				
	Must be zero for Render Target Read m	ssage.				
12	oMask to Render Target					
	Project:	All				
	Format:	Enable				
	For Render Target Write message, indicates that oMask data is present in the message and is to be used to mask off samples. Must be zero for Render Target Read message. Source0 Alpha Present to Render Target					
11	Source0 Alpha Present to Render Targ	et				
	Project:	All				
	Format:	Enable				
	RTWrite message. If present, these alpha	ates that Source0 Alpha (aka o0.a) data is included values are used as inputs to AlphaTest and red to meet the API rules when writing to multiple Render Target Read message.				
	Programming Notes Programming Notes					
	provide the correct results (at lower per	RTO, though sending and using redundant alpha we formance). This bit is not supported on Dual-Source is already included in those messages. This bit is not suppose.	:e			
10	Reserved					
	Project:	All				
	Format:	Ignore				
	Ignored					
9	Reserved					
	Project:	BDW				
	Format:	Ignore				
	Ignored					
8:6	Starting Sample Pair Index					
	Project:	BDW				
	Format:	U3				
	Indicates the index of the first sample p	air of the dispatch. Range = [0,3]				
5:0	Reserved					
	Project:	All				
	Format:	Ignore				
	Ignored	1 5				



Replicated Pixel Render Target Data Payload Register

MDPR	MDPR_RGBA - Replicated Pixel Render Target Data Payload					
		Registe	er		-	
Project:	BDW					
Source:	PRM					
Size (in bits):	256					
Default Value:		00000, 0x000000000, 0x000000000, 00000, 0x000000000	0x00000000,	0x0000	0000, 0x00000000,	
DWord	Bit		Descripti	on		
0	31:0	Red				
		Project:			All	
		Format:			U32	
		Specifies the value of all slots'	red channel.			
1	31:0	Green				
		Project:			All	
		Format:			U32	
		Specifies the value of all slots'	green channel	l		
2	31:0	Blue				
		Project:			All	
		Format:			U32	
		Specifies the value of all slots'	blue channel.			
3	31:0	Alpha				
		Project:			All	
		Format:			U32	
		Specifies the value of all slots'	alpha channel.			
4-7	127:0	Reserved				
		Project:		All		
		Format:		Ignore		
		Ignored				



Replicated SIMD16 Render Target Data Payload

MDP_RTW_16REP - Replicated SIMD16 Render Target Data Payload

Project: All Source: PRM Size (in bits): 256

0x00000000, 0x00000000

DWord	Bit	Description			
0.0-0.7	255:0	RGBA			
		Project:	All		
		Format:	MDPR_RGBA		
		RGBA for all slots [15:0]			

Reversed SIMD Mode 2 Message Descriptor Control Field

MDC_SM2R - Reversed SIMD Mode 2 Message Descriptor Control Field

Project: BDW Source: PRM Size (in bits): 1

DWord Bit

Default Value: 0x00000000

0	0	SIMD Mode			
		Project:		All	
		Format:		Enumeration	
		Specifies the SIMD mode of the message (number of slots processed)			
		Value	Value Name		Description
		00h	SIMD16		SIMD16
		01h	SIMD8		SIMD8

Description



$Rounding Precision Table_3_Bits$

Rounding	PrecisionTable 3	Bits

Project: All Source: PRM Size (in bits): 3

Default Value: 0x00000000

Default Valu	Default Value: 0x00000000						
DWord	Bit		Description				
0	2:0	Rounding Precision					
		Format:	U3				
		Value	Name				
		000b	+1/16				
		001b	+2/16				
		010b	+3/16				
		011b	+4/16				
		100b	+5/16				
		101b	+6/16				
		110b	+7/16				
		111b	+8/16				



S0A SIMD8 Render Target Data Payload

MDP_R	MDP_RTW_A8 - S0A SIMD8 Render Target Data Payload						
Project:	All						
Source:	PRM						
Size (in bits):	1280						
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000						
DWord	Bit		Description				
0.0-0.7	255:0	Source 0 Alpha					
		Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Source	0 Alpha				
1.0-1.7	255:0	Red					
		Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Red					
2.0-2.7	255:0	Green					
		Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Green					
3.0-3.7	255:0	Blue					
		Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Blue					
4.0-4.7	255:0	Alpha					
		Project:	All				
		Format:	MDP_DW_SIMD8				
Slots [7:0] Alpha							



S0A SIMD16 Render Target Data Payload

MDP_RT	W_A16 - S0	OA SIMD16 Re	nder Target Data Payload				
Project:	All						
Source:	PRM						
Size (in bits):	2560						
Size (in bits): Default Value:							
	0x00000000, 0x00 0x00000000, 0x00		(00000000, 0x00000000, 0x00000000,				
DWord	Bit		Description				
0.0-0.7	255:0	Source 0 Alpha[7:0]					
		Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Source 0 Alp	pha				
1.0-1.7	255:0	Source 0 Alpha[15:7]					
		Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [15:8] Source 0 A	lpha				
2.0-2.7	255:0	Red[7:0]					
		Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Red					
3.0-3.7	255:0	Red[15:8]					
		Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [15:8] Red					
4.0-4.7	255:0	Green[7:0]					
		Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Green					



MDP_RT\	MDP_RTW_A16 - S0A SIMD16 Render Target Data Payload					
5.0-5.7	255:0	Green[15:8]				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [15:8] Gree	en			
6.0-6.7	255:0	Blue[7:0]				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Blue				
7.0-7.7	255:0	Blue[15:8]				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [15:8] Blue				
8.0-8.7	255:0	Alpha[7:0]				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Alpha				
9.0-9.7	255:0	Alpha[15:8]				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [15:8] Alph	a			



SAMPLER_BORDER_COLOR_STATE

SAMPLER BORDER COLOR STATE

Project: BDW Source: PRM Size (in bits): 128

The interpretation of the border color depends on the Texture Border Color Mode field in SAMPLER_STATE as follows:

- DX9 mode: The border color is 8-bit UNORM format, regardless of the surface format chosen. For surface
 formats with one or more channels missing (i.e. R5G6R5_UNORM is missing the alpha channel), the value
 from the border color, if selected, will be used even for the missing channels.
- DX10/OGL mode: the format of the border color depends on the format of the surface being sampled. If the map format is UINT, then the border color format is R32G32B32A32_UINT. If the map format is SINT, then the border color format is R32G32B32A32_SINT. Otherwise, the border color format is R32G32B32A32_FLOAT. For surface formats with one or more channels missing, the value from the border color is not used for the missing channels, resulting in these channels resulting in the overall default value (0 for colors and 1 for alpha) regardless of whether border color is chosen. The surface formats with "L" and "I" have special behavior with respect to the border color. The border color value used for the replicated channels (RGB for "L" formats and RGBA for "I" formats) comes from the red channel of border color. In these cases, the green and blue channels, and also alpha for "I", of the border color are ignored. The format of this state depends on the Texture Border Color Mode field

Programming Notes

- DX9 mode is not supported for surfaces with more than 16 bits in any channel, other than 32-bit float formats which are supported.
- The conditions under which this color is used depend on the **Surface Type** 1D/2D/3D surfaces use the border color when the coordinates extend beyond the surface extent; cube surfaces use the border color for "empty" (disabled) faces.
- The border color itself is accessed through the texture cache hierarchy rather than the state cache hierarchy. Thus, if the border color is changed in memory, the texture cache must be invalidated and the state cache does not need to be invalidated.
- MAPFILTER_MONO: The border color is ignored. Border color is fixed at a value of 0 by hardware.

DWord	Bit	Description			
0	31:0	Border Color Red - (DX10/0GL)			
		Exists If:	Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX10/0GL'		
		Format:	IEEE_FP		
		Texture B	Texture Border Color Mode = DX10/OGL		
	31:24	Border Co	Border Color Alpha		
		Exists If:	Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'		
		Format:	UNORM8		
		Texture B	order Color Mode = DX9		



		SAI	MPLER_BORDER_CO	LOR_STATE	
	23:16	Border Co	olor Blue		
		Exists If:	Structure[SAMPLER_STATE][Text	ure Border Color Mode] == 'DX9'	
		Format:	UNORM8		
		Texture B	Border Color Mode = DX9		
	15:8	Border Co	olor Green		
		Exists If:	Structure[SAMPLER_STATE][Text	ure Border Color Mode] == 'DX9'	
		Format:	UNORM8		
		Texture B	Border Color Mode = DX9		
	31:0	Border Co	olor Red - (DX10/0GL)		
		Exists If:	Structure[SAMPLER_STATE][Textu	re Border Color Mode] == 'DX10/0GL'	
		Format:	IEEE_FP		
		Texture Border Color Mode = DX10/OGL			
	7:0	Border Color Red - (DX9)			
		Exists If:	Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'		
		Format:	UNORM8		
		Texture B	Border Color Mode = DX9		
1	31:0	Border Co	olor Green		
		Format:		IEEE_FP	
		Texture B	Border Color Mode = DX10/OGL		
2	31:0	Border Co	olor Blue		
		Format:		IEEE_FP	
		Texture B	Border Color Mode = DX10/OGL		
3	31:0	Border Co	olor Alpha		
		Format:		IEEE_FP	
		Texture Border Color Mode = DX10/OGL			



SAMPLER_INDIRECT_STATE_BORDER_COLOR

	SAMPLER_INDIRECT_STATE_BORDER_COLOR
Project:	BDW
Source:	PRM
Size (in bits):	128
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000

This structure is a one version of the SAMPLER_INDIRECT_STATE structure, suitable for many needs. An instance of this structure is pointed to by the **Indirect State Pointer** field in SAMPLER_STATE. The interpretation of the border color depends on the **Texture Border Color Mode** field in SAMPLER_STATE as follows:

- In **DX9** mode, the border color is 8-bit UNORM format, regardless of the surface format chosen. For surface formats with one or more channels missing (i.e. R5G6R5_UNORM is missing the alpha channel), the value from the border color, if selected, will be used *even for the missing channels*.
- In **DX10/OGL** mode, the format of the border color is R32G32B32A32_FLOAT, R32G32B32A32_SINT, or R32G32B32A32_UINT, depending on the surface format chosen. For surface formats with one or more channels missing, the value from the border color is not used for the missing channels, resulting in these channels resulting in the overall default value (0 for colors and 1 for alpha) regardless of whether border color is chosen. The surface formats with "L" and "I" have special behavior with respect to the border color. The border color value used for the replicated channels (RGB for "L" formats and RGBA for "I" formats) comes from the *red* channel of border color. In these cases, the green and blue channels, and also alpha for "I", of the border color are ignored.

Programming Notes

- DX9 mode is not supported for surfaces with more than 16 bits in any channel, other than 32-bit float formats which are supported.
- The conditions under which this color is used depend on the **Surface Type** 1D/2D/3D surfaces use the border color when the coordinates extend beyond the surface extent; cube surfaces use the border color for "empty" (disabled) faces.
- The border color itself is accessed through the texture cache hierarchy rather than the state cache hierarchy. Thus, if the border color is changed in memory, the texture cache must be invalidated and the state cache does not need to be invalidated.
- MAPFILTER MONO: The border color is ignored. Border color is fixed at a value of 0 by hardware.

DWord	Bit		Description		
0	31:24	Border Color Alpha As U8			
		Exists If:	//Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'		
		Format:	U8		
	23:16	Border Color Blue As U8			
		Exists If:	//Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'		
		Format:	U8		
	15:8	Border Color Green As U8			
		Exists If:	//Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'		
		Format:	U8		



		SAMPLER_INDIRECT_STATE_BORDER_COLOR				
	31:0	Border Color Red As Float				
		Exists //Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX10/OGL' AND If: (Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsFloat] == 'true'				
		Format: IEEE_Float				
	31:0	Border Color Red As U32				
		Exists //Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX10/OGL' AND (Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsUnsigned] == 'true'				
		Format: U32				
	31:0	Border Color Red As S31				
		Exists //Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX10/OGL' AND If: (Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned] == 'true'				
		Format: S31				
	7:0	Border Color Red As U8				
		Exists If: //Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'				
		Format: U8				
1	31:0	Reserved				
	31:0	Exists If: //Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'				
		Format: MBZ				
	31:0	Border Color Green As S31				
	31.0	Exists //Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX10/OGL' AND				
		If: (Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned] = = 'true'				
		Format: S31				
	31:0	Border Color Green As U32				
		Exists //Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX10/OGL' AND If: (Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsUnsigned] == 'true'				
		Format: U32				
	31:0	Border Color Green As Float				
		Exists //Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX10/OGL' AND				
		If: (Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsFloat] == 'true'				
		Format: IEEE_Float				
2	31:0	Reserved				
		Exists If: //Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'				
		Format: MBZ				
	31:0	Border Color Blue As S31				
		Exists //Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX10/OGL' AND				
		If: (Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned] = = 'true'				
		Format: S31				



		SAM	PLER_INDIRECT_STATE_BORDER_COLOR
	31:0	Border C	color Blue As U32
		Exists If:	//Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX10/OGL' AND (Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsUnsigned] == 'true'
		Format:	U32
	31:0	Border C	olor Blue As Float
		Exists If:	//Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX10/OGL' AND (Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsFloat]=='true'
		Format:	IEEE_Float
3	31:0	Reserved	I _
		Exists If:	//Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'
		Format:	MBZ
	31:0	Border C	color Alpha As S31
		Exists If:	//Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX10/OGL' AND (Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'
		Format:	S31
	31:0	Border C	color Alpha As U32
		Exists If:	//Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX10/OGL' AND (Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsUnsigned] == 'true'
		Format:	U32
	31:0	Border C	olor Alpha As Float
		Exists If:	//Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX10/OGL' AND (Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsFloat]=='true'
		Format:	IEEE_Float



SAMPLER INDIRECT STATE

SAMPLER INDIRECT STATE

Project: BDW Source: PRM Size (in bits): 512

 $0x00000000,\ 0x00000000,\ 0x000000000,\ 0x000000000,\ 0x000000000,\ 0x000000000,$

Note: There are three variations of this structure, defined separately because their payloads have different lengths. Currently only SAMPLER_INDIRECT_STATE_BORDER_COLOR is fully defined.

This structure is pointed to by **Indirect State Pointer** (SAMPLER_STATE).

The interpretation of the border color depends on the **Texture Border Color Mode** field in SAMPLER_STATE as follows:

- In **DX9** mode, the border color is 8-bit UNORM format, regardless of the surface format chosen. For surface formats with one or more channels missing (i.e. R5G6R5_UNORM is missing the alpha channel), the value from the border color, if selected, will be used *even for the missing channels*.
- In **DX10/OGL** mode, the format of the border color is R32G32B32A32_FLOAT, R32G32B32A32_SINT, or R32G32B32A32_UINT, depending on the surface format chosen. For surface formats with one or more channels missing, the value from the border color is not used for the missing channels, resulting in these channels resulting in the overall default value (0 for colors and 1 for alpha) regardless of whether border color is chosen. The surface formats with "L" and "I" have special behavior with respect to the border color. The border color value used for the replicated channels (RGB for "L" formats and RGBA for "I" formats) comes from the *red* channel of border color. In these cases, the green and blue channels, and also alpha for "I", of the border color are ignored.

The format of this state depends on the **Texture Border Color Mode** field.

Programming Notes

- DX9 mode is not supported for surfaces with more than 16 bits in any channel, other than 32-bit float formats which are supported.
- The conditions under which this color is used depend on the **Surface Type** 1D/2D/3D surfaces use the border color when the coordinates extend beyond the surface extent; cube surfaces use the border color for "empty" (disabled) faces.
- The border color itself is accessed through the texture cache hierarchy rather than the state cache hierarchy. Thus, if the border color is changed in memory, the texture cache must be invalidated and the state cache does not need to be invalidated.
- MAPFILTER_MONO: The border color is ignored. Border color is fixed at a value of 0 by hardware.

DWord	Bit		Description		
0	31:24	Border Co	Border Color Alpha		
		Exists If:	//Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'		
		Format:	Format: UNORM8		
		Texture Bo	order Color Mode = DX9		



		SAMPLER_INDIRECT_STATE
	23:16	Border Color Blue
		Exists If: //Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'
		Format: UNORM8
		Texture Border Color Mode = DX9
	15:8	Border Color Green
		Exists If: //Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'
		Format: UNORM8
		Texture Border Color Mode = DX9
	31:0	Border Color Red
		Exists If: //Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX10/OGL'
		Format: SINT32 (2's complement) for all SINT surface formats
		Format: UINT32 for all UINT surface formats
		Format: IEEE_FP for all other surface formats
		Texture Border Color Mode = DX10/OGL
	7:0	Border Color Red
		Exists If: //Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'
		Format: UNORM8
		Texture Border Color Mode = DX9
1	31:0	Reserved
		Exists If: //Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'
		Format: MBZ
	31:0	Border Color Green
		Exists If: //Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX10/OGL'
		Format: IEEE_FP
		Format: S31
		Format: U32
		Texture Border Color Mode = DX10/OGL
2	31:0	Reserved
		Exists If: //Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'
		Format: MBZ
	31:0	Border Color Blue
	31.0	Exists If: //Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX10/OGL'
		Format: IEEE_FP
		Format: U32
2	21.0	Texture Border Color Mode = DX10/OGL
3	31:0	Reserved Frietz If: //Structure SAMD FD STATE Touture Border Color Model DVO
		Exists If: //Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'



SAMPLER_INDIRECT_STATE					
	31:0	Border Co	Border Color Alpha		
		Exists If:	//Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX10/OGL'		
		Format:	IEEE_FP		
		Format:	S31		
		Format:	U32		
		Texture B	Border Color Mode = DX10/OGL		
415	31:0	Reserved			



SAMPLER_STATE_8x8_AVS_COEFFICIENTS

SAMPLER	STATE	8x8 AV	s co	DEFFICIENTS	
---------	-------	--------	------	-------------	--

Project: BDW Source: PRM Size (in bits): 256

0x00000000, 0x00000000

Description

ExistsIf = .	AVS		
DWord	Bit	Description	
0	31:24	Table 0Y Filter Coefficier	nt[n,1]
		Format:	S1.6 2's Complement
		Range: [-2, +2)	
	23:16	Table 0X Filter Coefficier	nt[n,1]
		Format:	S1.6 2's Complement
		Range: [-2, +2)	
	15:8	Table 0Y Filter Coefficier	Y
		Format:	S1.6 2's Complement
		Range: [-2, +2)	
			Programming Notes
		If the format is R10G10B1	.0A2_UNORM or R8G8B8A8_UNORM, this field MBZ.
	7:0	Table 0X Filter Coefficier	
		Format:	S1.6 2's Complement
		Range: [-2, +2)	
			Programming Notes
		If the format is R10G10B1	.0A2_UNORM or R8G8B8A8_UNORM, this field MBZ.
1	31:24	Table 0Y Filter Coefficier	nt[n,3]
		Format:	S1.6 2's Complement
		Range: [-2.0, +2.0)	
	23:16	Table 0X Filter Coefficier	nt[n,3]
		Format:	S1.6 2's Complement
		Range: [-2.0, +2.0).	
	15:8	Table 0Y Filter Coefficier	nt[n,2]
		Format:	S1.6 2's Complement
		Range: [-2.0, +2.0)	
	7:0	Table 0X Filter Coefficier	↓
		Format:	S1.6 2's Complement
		Range: [-2.0, +2.0)	



		SAMPLER_STATE_8x8_AVS_COEFFICIENTS
2	31:24	Table 0Y Filter Coefficient[n,5]
		Format: S1.6 2's Complement
		Range: [-2.0, +2.0)
	23:16	Table 0X Filter Coefficient[n,5]
		Format: S1.6 2's Complement
		Range: [-2.0, +2.0)
	15:8	Table 0Y Filter Coefficient[n,4]
		Format: S1.6 2's Complement
		Range: [-2.0, +2.0)
		Programming Notes
		If the format is R10G10B10A2_UNORM or R8G8B8A8_UNORM, this field MBZ.
	7:0	Table 0X Filter Coefficient[n,4]
		Format: S1.6 2's Complement
		Range: [-2.0, +2.0)
		Programming Notes
		If the format is R10G10B10A2_UNORM or R8G8B8A8_UNORM, this field MBZ.
3	31:24	Table 0Y Filter Coefficient[n,7]
		Format: S1.6 2's Complement
		Range: [-2, +2)
	23:16	Table 0X Filter Coefficient[n,7]
		Format: S1.6 2's Complement
		Range: [-2, +2)
	15:8	Table 0Y Filter Coefficient[n,6]
		Format: S1.6 2's Complement
		Range: [-2, +2)
	7:0	Table 0X Filter Coefficient[n,6]
		Format: S1.6 2's Complement
4	31:24	Range: [-2, +2)
4	31.24	Table 1X Filter Coefficient[n,3] Format: S1.6 2's Complement
		Range: [-2.0, +2.0)
	23:16	Table 1X Filter Coefficient[n,2]
		Format: S1.6 2's Complement
		Description
		Range: [-1.0, +1.0)
	15:0	Reserved



		SAMPLER_STA	TE_8x8_AVS_COEFFICIENTS			
5	31:16	Reserved				
		Format:	MBZ			
	15:8	Table 1X Filter Coefficient[n,5]				
	13.0	Format:	S1.6 2's Complement			
			Description			
		Range: [-1.0, +1.0)				
	7:0	Table 1X Filter Coefficier	nt[n,4]			
		Format:	S1.6 2's Complement			
		Range: [-2.0, +2.0)				
6	31:24	Table 1Y Filter Coefficier				
		Format:	S1.6 2's Complement			
		Range: [-2.0, +2.0)				
	23:16	Table 1Y Filter Coefficier				
		Format:	S1.6 2's Complement			
			Description			
		Range: [-1.0, +1.0)				
	15:0	Reserved				
		Format:	MBZ			
7	31:16	Reserved				
		Format:	MBZ			
	15:8	Table 1Y Filter Coefficient[n,5]				
		Format:	S1.6 2's Complement			
			Description			
		Range: [-1.0, +1.0)				
	7:0	Table 1Y Filter Coefficier				
		Format:	S1.6 2's Complement			
		Range: [-2.0, +2.0)				



SAMPLER_STATE_8x8_AVS

		SAMPLER_STATE_8x8_AVS
Project:		BDW
Source:		PRM
Size (in bi	ts):	4928
Default Va	-	0x0294806C, 0x00000000, 0x39CFD1FF, 0x839F0000, 0x9A6E4000, 0x02601180, 0xFFFE2F2E, 0x00000000, 0x082E0000, 0x8285ECEC, 0x000008282, 0x00000000, 0x02117000, 0xA38FEC96, 0x00008CC8, 0x00000000, 0x00000000, 0x00000000, 0x00000000
		Description
ExistsIf =	AVS	
DWord	Bit	Description
0	31:28	Reserved
		Format: MBZ
	27:23	R3c Coefficient
		Default Value: 5
		Format: U0.5
		IEF smoothing coefficient, see IEF map.



	22:18	R3x Coefficient						
		Default Value:						
		Format:		U0.5	5			
		IEF smoothing coefficient, see IEF map.						
	17:12	Strong Edge Threshold						
		Default Value:			8			
		Format:			U6			
		If EM > Strong Edge Threshold, the basi	c VSA detects a st	trong edge.				
	11:6	Weak Edge Threshold						
		Default Value:	1					
		Format:	U6					
		If Strong Edge Threshold > EM > Weak	Edge Threshold,	the basic VSA	detects a weak ed			
	5:0	Gain Factor		_				
		Default Value:		44				
		Format:	U6					
		User control sharpening strength						
1	31:0	Reserved						
		Project:						
		Format:						
2	31:27	R5c Coefficient						
		Default Value:						
		Format:	5					
		IEF smoothing coefficient, see IEF map.						
	26:22	R5cx Coefficient						
		Default Value:						
		Format:).5					
		IEF smoothing coefficient, see IEF map.						
	21:17	R5x Coefficient		Į.				
		Default Value:	7					
		Format:	5					
		IEF smoothing coefficient, see IEF map.						
	16:14	Strong Edge Weight						
		Default Value:	7					
		Format:	U3					
		Sharpening strength when a strong edge is found in basic VSA.						
	13:11							
		Default Value:	2					
		Format:			U3			



	10:8	Non Edge Weight							
		Default			1				
		Format	:		U3				
		Sharpei	ning strer	ngth when no edge is found in basic VSA.					
	7:0	Global I	Noise Est	timation					
		Default	Value:		255				
		Format	:		U8				
		Global	noise esti	mation of previous frame.					
3	31	Skin To	ne Tune	d IEF _ Enable					
		Default	Value:		1				
		Format	:		U1				
		Control	bit to en	able the skin tone tuned IEF.					
	30	IEF4Sm	ooth_Ena	able					
		Format	•	U1					
		V-l	Massa	Baratata					
		Value	Name	Description					
		0	[Default	- 1 3 1					
		IEF is operating as a content adaptive smooth filter based of							
	29:28	8 Enable 8-tap filter							
		Adapti R10G10 B8G8R8	NORM						
		Enable 8-tap Filtering on UV channel (Mode = 10) ExistsIf: R10G10B10A2_UNORM R8G8B8A8_UNORM (AYUV also) R8B8_UNORM (CrCb) R8_ R8B8G8A8_UNORM B8G8R8A8_UNORM R16G16B16A16 Y8_UNORM							
		Value	Name	Description					
		00b		-tap filter is only done on all channels.					
		01b		Enable 8-tap Adaptive filter on G-channel. 4-tap filter o	filter on other channels.				
		10b		8-tap filter is done on all channels (UV-ch uses the Y-co					
		11b	e Y-coefficients).						
					,				
		For 00 and 10, are applicable for RGB surfaces only or surface without Y-ch. I surface it will default to adaptive mode automatically which is 01 and 11 respectannel is always bi-linear filter irrespective of the above modes.							
		Mode (rmats.						
		When Nand De	ve Filtering must	t be					



		SAME	PLER_STATE_8	x8_	AVS			
	27:22	Hue_Max						
		Default Value:					14	
		Format:					U6	
		Rectangle half width.						
	21:16	Sat_Max						
		Default Value:					31	
		Format:					U6	
		Rectangle half length						
	15:8	Cos(alpha)						
		Format:	S0.7 2's Complement					
		Deafult Value: 79/128						
	7:0	Sin(alpha)						
		Format:	S0.7 2's Complement					
		Deafult Value: 101/128						
4	31:24	V_Mid					1	
		Default Value:					154	
		Format:					U8	
		Rectangle middle-point V coordinate.						
	23:16	U_Mid					1	
		Default Value:				11	.0	
		Format:					3	
		Rectangle middle-point U	Rectangle middle-point U coordinate.					
	15	VY_STD_Enable					1	
		Format:		Enal	ole			
		Enables STD in the VY sub	ospace.					
	14:12	Diamond Margin						
		Default Value:					4	
		Format:					U3	
	11	Reserved					<u>. </u>	
		Project:			BDW			
		Format:			MBZ			
	10:0	S3U			1			
		Format:	S2.8 2's Complement					
		Deafult Value: 0/256	1 2 2 2 3 3 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7					
		,						



5	31	SAMPLER_STATE_8x8_AVS SkinDetailFactor							
		Format: S0							
		This flag	bit is i	n operation only when th	e control bit Ski	n Tone TunedI	EF_Enable is on.		
		Value N	ame	Description					
		1		sign(SkinDetailFactor) is area is not detail revealed	is equal to $+1$, and the content of the detected skin to aled.				
		0		sign(SkinDetailFactor) is equal to -1, and the content of the detected skin tone area is detail revealed.					
	30:24	Diamond	du						
		Default Value: 2							
		Format:			S6 2's Complem	ent			
		Rhombus	cent	er shift in the sat-direction	n, relative to the	rectangle cente	er.		
	23:21	HS_margi	in						
		Default Value:					3		
		Format:	rmat:						
		Defines rectangle margin							
	20:13	Diamond_alpha							
		Format:				U2.6			
		Deafault Value: 100/64							
		1 / tan(β)							
	12:7	Diamond_Th							
		Default V	alue:				35		
		Format:					U6		
		Half length of the rhombus axis in the sat-direction.							
	6:0	Diamond			T				
		Default V	alue:						
		Format:	cont	S6 2's Complement ter shift in the hue-direction, relative to the rectangle centers.			or		
	21.24		- rectangle cent	е.					
6	31:24	Y_point_4 Default Value:					255		
0			aiue.	U8					
O		Format:		Fourth point of the Y piecewise linear membership function.					
0		Format: Fourth po	oint of	the Y piecewise linear m	embership functi	on.			
0	23:16	Fourth po		the Y piecewise linear m	embership functi	on.			
0	23:16	<u> </u>	3	the Y piecewise linear m	embership functi	on.	254		



	15:8	Y_point_2					
		Default Value:		47			
		Format:			U8		
		Second point of the Y piecewise	linear membership function.				
	7:0	Y_point_1		Ī			
		Default Value:			46		
		Format:			U8		
		First point of the Y piecewise line	ear membership function.				
7	31:16	Reserved					
		Format:	MBZ				
	15:0	INV_Margin_VYL					
		Format:	U0.16				
		1/Margin_VYL = 3300/65536	·				
3	31:24	P1L					
		Default Value:		216	6		
		Format: U8					
		Y Point 1 of the lower part of the detection PWLF.					
	23:16	POL					
		Default Value:			46		
		Format:		U8			
		Y Point 0 of the lower part of the	detection PWLF.				
	15:0	INV_Margin_VYU					
`	21.24	1/Margin_VYU = 1600/65536					
9	31:24	B1L Default Value:		130			
		Format:		U8			
			V Bias 1 of the lower part of the detection PWLF.				
	23:16	·	GCCCCIOII I VVLI .				
	23.10	Default Value:		133	3		
		Format:		U8			
		V Bias 0 of the lower part of the	detection PWLF.	00			
	15:8	P3L					
	15.0	Default Value:		236	 5		
		Format: U8					
		Y Point 3 of the lower part of the	detection PWI F	00			
	7:0	P2L	. actorion i itali				
	7.0	Default Value:		236	5		



		SAMPLER_STATE_8x8_A\	/S				
10	31:27	Y_Slope_2					
		Format:	U2.3				
		Default Value: 31/8					
		Slope between points Y3 and Y4.					
	26:16	SOL					
		Format: S2.8 2's Complement					
		Default Value: -5/256					
		Slope 0 of the lower part of the detection PWLF.					
	15:8	B3L					
		Default Value:		130			
		Format:		U8			
	7.0	V Bias 3 of the lower part of the detection PWLF.					
	7:0	Default Value:		130			
		Format:		U8			
11	31:22	Reserved	<u>l</u>				
		Format:	MBZ				
	21:11	S2L					
		Format: S2.8 2's Complement					
		Default Value: 0/256					
	100	Slope 2 of the lower part of the detection PWLF.					
	10:0	Format: S2.8 2's Complement					
		Default Value: 0/256					
		Slope 1 of the lower part of the detection PWLF.					
12	31:27	Y_Slope1					
		Format:	U2.3				
		Default Value: 31/8					
		Slope between points Y1 and Y2.					
	26:19	P1U					
		Default Value:		66			
		Format:		U8			
		Y Point 1 of the upper part of the detection PWLF.					



	18:11	POU				
		Default Value:	46			
		Format:	U8			
		Y Point 0 of the upper part of the detection PWLF.				
	10:0	S3L				
		Format: S2.8 2's Complement				
		Default Value: 0/256				
		Slope 3 of the lower part of the detection PWLF.				
13	31:24	B1U				
		Default Value:	163			
		Format:	U8			
		V Bias 1 of the upper part of the detection PWLF.				
	23:16	BOU				
		Default Value:	143			
		Format:	U8			
		V Bias 0 of the upper part of the detection PWLF.				
	15:8	P3U				
		Default Value:	236			
		Format:	U8			
		Y Point 3 of the upper part of the detection PWLF.				
	7:0	P2U				
		Default Value:	150			
		Format:	U8			
	24.07	Y Point 2 of the upper part of the detection PWLF.				
L4	31:27	Reserved	7			
		Format: MB	<u></u>			
	26:16					
		Format: S2.8 2's Complement				
		Default Value: 256/256				
		Slope 0 of the upper part of the detection PWLF.				
	15:8	B3U				
		Default Value:	140			
		Format:	U8			
		V Bias 3 of the upper part of the detection PWLF.				
	7:0	B2U				
		Default Value:	200			
		Format:	U8			



31:22 Reserved:MBZ			SAMPLER_STATE_8x8_AVS			
Format: S2.8.2's Complement	15	31:22				
Default Value: -179/256		21:11	S2U			
Slope 2 of the upper part of the detection PWLF.			Format: S2.8 2's Complement			
10:0			Default Value: -179/256			
Format			Slope 2 of the upper part of the detection PWLF.			
Default Value: 113/256 Slope 1 of the upper part of the detection PWLF.		10:0	S1U			
Slope 1 of the upper part of the detection PWLF. 16.23 2550			Format: S2.8 2's Complement			
16.23 255.0 Filter Coefficient[0] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS			Default Value: 113/256			
Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS			Slope 1 of the upper part of the detection PWLF.			
24.31 255.0	1623	255:0	Filter Coefficient[0]			
Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 3239 255.0 Filter Coefficient[2] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 4047 255.0 Filter Coefficient[3] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 4855 255.0 Filter Coefficient[4] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 5663 255.0 Filter Coefficient[5] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 6471 255.0 Filter Coefficient[6] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 7279 255.0 Filter Coefficient[7] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 8087 255.0 Filter Coefficient[8] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 8895 255.0 Filter Coefficient[9] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 96103 255.0 Filter Coefficient[10] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 104111 255.0 Filter Coefficient[11] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 112119 255.0 Filter Coefficient[12] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 120127 255.0 Filter Coefficient[13]			Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS			
32.39 255.0 Filter Coefficient[2] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 40.47 255.0 Filter Coefficient[3] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 4855 255.0 Filter Coefficient[4] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 5663 255.0 Filter Coefficient[5] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 6471 255.0 Filter Coefficient[6] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 7279 255.0 Filter Coefficient[7] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 8087 255.0 Filter Coefficient[8] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 8895 255.0 Filter Coefficient[9] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 96103 255.0 Filter Coefficient[10] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 104111 255.0 Filter Coefficient[11] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 112119 255.0 Filter Coefficient[12] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 120127 255.0 Filter Coefficient[13]	2431	255:0	Filter Coefficient[1]			
Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 40.47 255.0 Filter Coefficient[3] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 4855 255.0 Filter Coefficient[4] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 5663 255.0 Filter Coefficient[5] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 6471 255.0 Filter Coefficient[6] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 7279 255.0 Filter Coefficient[7] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 8087 255.0 Filter Coefficient[8] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 8895 255.0 Filter Coefficient[9] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 96103 255.0 Filter Coefficient[10] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 104111 255.0 Filter Coefficient[11] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 112119 255.0 Filter Coefficient[12] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 120127 255.0 Filter Coefficient[13]			Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS			
40.47 255:0 Filter Coefficient[3] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 4855 255:0 Filter Coefficient[4] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 5663 255:0 Filter Coefficient[5] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 6471 255:0 Filter Coefficient[6] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 7279 255:0 Filter Coefficient[7] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 8087 255:0 Filter Coefficient[8] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 8895 255:0 Filter Coefficient[9] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 96103 255:0 Filter Coefficient[10] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 104111 255:0 Filter Coefficient[11] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 112119 255:0 Filter Coefficient[12] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 120127 255:0 Filter Coefficient[13]	3239	255:0	Filter Coefficient[2]			
Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 4855 255.0 Filter Coefficient[4] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 5663 255.0 Filter Coefficient[5] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 6471 255.0 Filter Coefficient[6] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 7279 255.0 Filter Coefficient[7] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 8087 255.0 Filter Coefficient[8] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 8895 255.0 Filter Coefficient[9] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 96103 255.0 Filter Coefficient[10] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 104111 255.0 Filter Coefficient[11] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 112119 255.0 Filter Coefficient[12] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 120127 255.0 Filter Coefficient[13]			Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS			
48.55 255:0	4047	255:0	Filter Coefficient[3]			
Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 5663 255:0 Filter Coefficient[5] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 6471 255:0 Filter Coefficient[6] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 7279 255:0 Filter Coefficient[7] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 8087 255:0 Filter Coefficient[8] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 8895 255:0 Filter Coefficient[9] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 96103 255:0 Filter Coefficient[10] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 104111 255:0 Filter Coefficient[11] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 112119 255:0 Filter Coefficient[12] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 120127 255:0 Filter Coefficient[13]			Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS			
Filter Coefficient[5]	4855	255:0	Filter Coefficient[4]			
Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 6471 255:0 Filter Coefficient[6] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 7279 255:0 Filter Coefficient[7] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 8087 255:0 Filter Coefficient[8] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 8895 255:0 Filter Coefficient[9] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 96103 255:0 Filter Coefficient[10] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 104111 255:0 Filter Coefficient[11] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 112119 255:0 Filter Coefficient[12] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 120127 255:0 Filter Coefficient[13]			Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS			
64.71 255:0 Filter Coefficient[6]	5663	255:0	Filter Coefficient[5]			
Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 7279			Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS			
7279 255:0 Filter Coefficient[7]	6471	255:0	Filter Coefficient[6]			
Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS			Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS			
80.87 255:0 Filter Coefficient[8]	7279	255:0	Filter Coefficient[7]			
Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 8895 255:0 Filter Coefficient[9] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 96103 255:0 Filter Coefficient[10] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 104111 255:0 Filter Coefficient[11] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 112119 255:0 Filter Coefficient[12] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 120127 255:0 Filter Coefficient[13]			Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS			
88.95 255:0 Filter Coefficient[9] 96103 255:0 Filter Coefficient[10] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 104111 255:0 Filter Coefficient[11] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 112119 255:0 Filter Coefficient[12] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 120127 255:0 Filter Coefficient[13]	8087	255:0	Filter Coefficient[8]			
Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 96103 255:0 Filter Coefficient[10]			Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS			
96103 255:0 Filter Coefficient[10] 104111 255:0 Filter Coefficient[11] 112119 255:0 Filter Coefficient[12] 120127 255:0 Filter Coefficient[13]	8895	255:0	Filter Coefficient[9]			
Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 104111 255:0 Filter Coefficient[11] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 112119 255:0 Filter Coefficient[12] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 120127 255:0 Filter Coefficient[13]			Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS			
104111 255:0 Filter Coefficient[11] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 112119 255:0 Filter Coefficient[12] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 120127 255:0 Filter Coefficient[13]	96103	255:0	Filter Coefficient[10]			
Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 112119			Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS			
112119 255:0 Filter Coefficient[12] Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 120127 255:0 Filter Coefficient[13]	104111	255:0	Filter Coefficient[11]			
Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS 120127 255:0 Filter Coefficient[13]			Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS			
120127 255:0 Filter Coefficient[13]	112119	255:0	Filter Coefficient[12]			
			Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS			
Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS	120127	255:0	Filter Coefficient[13]			
			Format: SAMPLER_STATE_8x8_AVS_COEFFICIENTS			



			SAMPLE	R_STATE_8x8_A	IVS				
128135	255:0	Filter Coeffic	ient[14]						
		Format:	SAMPLER_STA	ATE_8x8_AVS_COEFFICIE	NTS				
136143	255:0	Filter Coeffic	ient[15]						
		Format:	SAMPLER_STA	ATE_8x8_AVS_COEFFICIE	NTS				
144151	255:0	Filter Coeffic	ient[16]						
		Format:	SAMPLER_STA	ATE_8x8_AVS_COEFFICIE	NTS				
152	31:24	Default Sharp	efault Sharpness Level						
		Format:			U8				
		When adaptiv	ve scaling is off, d	etermines the balance be	tween sharp and smooth scalers.				
		Value	Description						
		0 1	[Default]	Contribute 1 from the sr	nooth scalar				
		255		Contribute 1 from the sh	arp scalar				
	23:16	Max Derivati	ve 4 Pixels						
		Format:		U8					
		Used in adap	tive filtering to sp	ecify the lower boundary	of the smooth 4 pixel area.				
	15:8	Max Derivati							
		Format: U8							
		Used in adap	tive filtering to sp	ecify the lower boundary	of the smooth 8 pixel area.				
	7	Reserved			T				
		Format:			MBZ				
	6:4		ea with 4 Pixels						
		Format:		16 11 11 61	U3				
		Used in adaptive filtering to specify the width of the transition area for the 4 pixel calculation.							
	3	Reserved			MD7				
		Format:			MBZ				
	2:0		ea with 8 Pixels		lus				
		Format:	<i>E</i> 'lk		U3				
152	21.22	•	tive filtering to sp	ecity the width of the trai	nsition area for the 8 pixel calculation.				
153	31:23	Reserved	1407						
		Format: MBZ							
	22	T -	Bypass X Adaptive Filtering						
		Format: Disable When disabled, the X direction will use Default Sharpness Level to blend between the smooth							
				e calculated value.	ess Level to blend between the smooth				
		Value	Name		Description				
		1	Disable	Disable X Adaptive Fil					
		0	Enable	Enable X Adaptive Filt					
		U	Enable	Enable X Adaptive Filt	ering				



SAMPLER_STATE_8x8_AVS								
21	Bypass	Y Adap	tive Filte	ring				
	Format	:			С	Disable		
		/hen disabled, the Y direction will use Default Sharpness Level to blend between the smooth d sharp filters rather than the calculated value.						
	Va	lue	Na	me			Description	
	1		Disable		Disable Y Adap	tive Filt	tering	
	0		Enable		Enable Y Adapt	ive Filte	ering	
20:2	Reserve	ed						
	Format	•					MBZ	
1	Adaptive Filter for all channels							
	Format	:	Enal			Enable	ble	
	Only to	be enal	oled if 8-1	tap Adapt	tive filter mode i	s on, eE	Else it should be disabled.	
	Valu	Value N		lame		De	scription	
	1	Ena	ıble	Enable Adaptive Filter on UV/RB Channels		3 Channels		
	0	Dis	ble	Disable Adaptive Filter on UV/RB Channels			B Channels	
0	RGB Ad	aptive						
	Format	•		Enable		nable		
	This should be always set to 0 for YUV input and can be enabled/disabled for RGB should be enabled only if we enable 8-tap adaptive filter for RGB input.				•			
	Value	Name				Descrip	otion	
	1	Enable	Enable t	he RGB A	daptive filter usi	ng the	equation (Y=(R+2G+B)»2)	
	0	Disble	Disable	the RGB A	Adaptive equatio	n and	use G-Ch directly for adaptive filter	



SAMPLER_STATE_8x8_CONVOLVE

	SAMPLER_STATE_8x8_CONVOLVE					
Project:	BDW					
Source:	PRM					
Size (in bits):	16384					



Default Value:



SAMPLER_STATE_8x8_CONVOLVE

Description

Function: 0001b ExistsIf: [Convolve] && [(Kernel Size) = < (15x15)]

Turiction.	00010	Existin. [Convolve] && [(Kerner Size) = \ (15x15)]							
DWord	Bit	Description							
0	31:21	Reserve	Reserved						
	20	Reserve	ed						
		Format: MBZ							
	19:17	Reserve	ed						
		Format	:				MBZ		
	16	Reserve	ed						
		Format	:				MBZ		
	15:13	Reserve	ed						
		Format	. .				MBZ		
	12	Size of	the Co	effi	cient				
		Value	Name			Descrip	otion		
		0	8bit		e lower 8 bits of the accumu cumulation operation.	ulator is forced to zero or igno	ced to zero or ignored during the		
		1 16bit The lower 8 bits are also included for the operation accumulator is shifted before clamping the redown value.: Result[15:0] = Clamp(Accum[40])					ne result as specified by the Scale		
	11:8	Scale d	own va	lue					
		Exists I	f:		//[Convolve] O	nly			
		Value	Nan	ne			ription		
		[0,10]			The final result is shifted by	this value	e before clamp is done.		
	7:4	WIDTH							
		Exists I			//[Convolve] O	nly			
		It conta	ains the	WII	DTH of the kernel.		Nama		
		[2-15] Value Name							
	2.0								
3:0 HEIGHT									
		Exists If: //[Convolve] Only It contains the HEIGHT of the kernel.							
		Tt conte	11115 CITC	116	Value		Name		
		[2-15]							
115	31:0	Reserve	ed						
		Format: MBZ							



		SA	MPLER_STATE_8x8_CONVOLVE				
16	31:16	Filter Coefficie	ent[0,1]				
		Exists If:	//[Filtering] Operation				
		Format:	S3.4(8bit)/S3.12(16bit) in 2's Complement				
		Range: [-8.0, +	8.0)				
			Programming Notes				
		Please note th	at this field is MBZ if not used in the Filtering Mode.				
	15:0	Filter Coefficie	ent[0,0]				
		Exists If:	//[Filtering] Operation				
		Format:	S3.4(8bit)/S3.12(16bit) in 2's Complement				
		Range: [-8.0, +	8.0)				
			Programming Notes				
		Please note th	at this field is MBZ if not used in the Filtering Mode.				
17	31:16	Filter Coefficie	ent[0,3]				
		Exists If:	//[Filtering] Operation				
		Format:	S3.4(8bit)/S3.12(16bit) in 2's Complement				
		Range: [-8.0, +8.0)					
			Programming Notes				
		Please note th	at this field is MBZ if not used in the Filtering Mode.				
	15:0	Filter Coefficient[0,2]					
		Exists If:	//[Filtering] Operation				
		Format:	S3.4(8bit)/S3.12(16bit) in 2's Complement				
		Range: [-8.0, +	8.0)				
			Programming Notes				
		Please note th	at this field is MBZ if not used in the Filtering Mode.				
1819	31:0	Filter Coefficie	ent[0,7:4]				
		This table has t	he same layout as shown above.				
2023	31:0	Filter Coefficie					
		This table has t	he same layout as shown above.				
24143	31:0	Filter Coefficion	ent[15:1,15:0]				
		Columns [15:1]	of the coefficient containing 16 coefficients for [15:0] rows. This table has the				
		same layout as	shown above.				
144263	31:0	Reserved					
264391	31:0	Reserved					
392511	31:0	Reserved					



SAMPLER_STATE_8x8_ERODE_DILATE_MINMAXFILTER

SAMPLER_STATE_8x8_ERODE_DILATE_MINMAXFILTER

Source: PRM Size (in bits): 256

0x00000000, 0x00000000

Description

The table is valid for the following functions: 0100 - Erode 0101 - Dilate 0011 - MinMaxFilter

Programming Notes

Max kernel size is 15x15. For sizes less than 15x15 the coefficients not used should be zeroed out.

DWord	Bit	Descrip	tion			
0	31:16	16bit Mask for Row0 [15:0]				
	15:8	Reserved				
	7:4	Width Of The Kernel				
		Value	Name			
		2-15				
	3:0	Height Of The Kernel				
		Value	Name			
		2-15				
1	31:16	16bit Mask for Row2 [15:0]				
	15:0	16bit Mask for Row1 [15:0]				
2	31:16	16bit Mask for Row4 [15:0]				
	15:0	16bit Mask for Row3 [15:0]				
3	31:16	16bit Mask for Row6 [15:0]				
	15:0	16bit Mask for Row5 [15:0]				
4	31:16	16bit Mask for Row8 [15:0]				
	15:0	16bit Mask for Row7 [15:0]				
5	31:16	16bit Mask for Row10 [15:0]				
	15:0	16bit Mask for Row9 [15:0]				
6	31:16	16bit Mask for Row12 [15:0]				
	15:0	16bit Mask for Row11 [15:0]				
7	31:16	16bit Mask for Row14 [15:0]				
	15:0	16bit Mask for Row13 [15:0]				



SAMPLER STATE

Project: BDW Source: PRM

Exists If: //(MessageType != 'Deinterlace') && (MessageType != 'Sample_8x8')

Size (in bits): 128

This is the normal sampler state used by all messages that use SAMPLER_STATE except sample_8x8 and deinterlace. The sampler state is stored as an array of up to 16 elements, each of which contains the dwords described here. The start of each element is spaced 4 dwords apart. The first element of the sampler state array is aligned to a 32-byte boundary.

		l .					
DWord	Bit	Description					
0	31	Sampler Disable	Sampler Disable				
		Project:	All				
		Format:	Disable				
		This field allows the sampler to be disabled. If disabled, all output channels will return 0.					
	30	Reserved					
		Project: BDW					
	20	Toytura Pardor Calar Mada					

29 **Texture Border Color Mode**

For some surface formats, the 32 bit border color is decoded differently based on the border color mode. In addition, the default value of channels not included in the surface may be affected by this field. Refer to the "Sampler Output Channel Mapping" table for the values of these channels, and for surface formats that may only support one of these modes. Also refer to the definition of SAMPLER_BORDER_COLOR_STATE for more details on the behavior of the two modes defined by this field.

Value	Name	Description
0h	DX10/OGL	DX10/OGL mode for interpreting the border color
1h	DX9	DX9 and earlier mode for interpreting the border color

Programming Notes

This field is required to be the same for every message over a period of time. A flush of the sampler cache must occur before a message with the opposite state of this field is delivered.

This field must be set to DX9 mode when used with surfaces that have Surface Format P4A4 UNORM or A4P4 UNORM.

This field must be set to DX10/OGL mode when used with surfaces that have Surface Format YCRCB_SWAPUV or YCRCB_SWAPY.

This field must be set to DX10/OGL mode if **Surface Format** for the associated surface is UINT OR SINT.

This field must be set to DX10/OGL mode if REDUCTION_MINIMUM or REDUCTION_MAXIMUM or message type is sample_min or sample_max.



28:27 LOD PreClamp Mode

This field determines whether the computed LOD is clamped to [max,min] mip level before the mag-vs-min determination is performed.

PRECLAMP_OGL: LOD pre-clamped to Min LOD and Max LOD

OpenGL API currently clamps LOD to the **Min LOD** and **Max LOD** (from Sampler State) prior to performing min/mag determination, and therefore it is expected that an OpenGL driver would need to set this field to PRECLAMP_OGL.

Value	Name	Description
0h	NONE	LOD PreClamp disabled
1h	Reserved	
2h	OGL	LOD PreClamp enabled (OGL mode)

26:22 Base Mip Level

Project:	BDW
	U4.1

Range: [0.0, 14.0]

Specifies which mip level is considered the "base" level when determining mag-vs-min filter and selecting the "base" mip level.

21:20 Mip Mode Filter

Project:	All
Format:	U2 Enumerated Type

This field determines if and how mip map levels are chosen and/or combined when texture filtering.

Value	Name	Description
0h	NONE	Disable mip mapping - force use of the mipmap level corresponding to Min LOD.
1h	NEAREST	Nearest, Select the nearest mip map
2h	Reserved	
3h	LINEAR	Linearly interpolate between nearest mip maps (combined with linear min/mag filters this is analogous to "Trilinear" filtering).

Programming Notes

MIPFILTER_LINEAR is not supported for surface formats that do not support "Sampling Engine Filtering" as indicated in the Surface Formats table unless using the sample_c message type or minimum/maximum operation.

Mip Mode Filter must be set to MIPFILTER_NONE or MIPFILTER_NEAREST if Surface Format for the associated surface is UINT or SINT. However, all settings of this field are allowed with UINT/SINT if a minimum or maximum operation is being performed.



19:17 | Mag Mode Filter

Format: U3 Enumerated Type

This field determines how texels are sampled/filtered when a texture is being "magnified" (enlarged). For volume maps, this filter mode selection also applies to the 3rd (inter-layer) dimension.

Value	Name	Description
0h	NEAREST	Sample the nearest texel
1h	LINEAR	Bilinearly filter the 4 nearest texels
2h	ANISOTROPIC	Perform an "anisotropic" filter on the chosen mip level
4h-5h	Reserved	
6h	MONO	Perform a monochrome convolution filter
7h	Reserved	

Programming Notes

Only MAPFILTER_NEAREST and MAPFILTER_LINEAR are supported for surfaces of type SURFTYPE 3D.

Only MAPFILTER_NEAREST is supported for surface formats that do not support "Sampling Engine Filtering" as indicated in the Surface Formats table unless using the sample_c message type or minimum/maximum operation.

MAPFILTER_MONO: Only CLAMP_BORDER texture addressing mode is supported. . Both Mag Mode Filter and Min Mode Filter must be programmed to MAPFILTER_MONO. Mip Mode Filter must be MIPFILTER_NONE. Only valid on surfaces with Surface Format MONO8 and with Surface Type SURFTYPE_2D.

MAPFILTER_ANISOTROPIC may cause artifacts at cube edges if enabled for cube maps with the TEXCOORDMODE CUBE addressing mode.

MAPFILTER_ANISOTROPIC will be overridden to MAPFILTER_LINEAR when using a sample_I or sample_I_c message type or when Force LOD to Zero is set in the message header.

Both Mag Mode Filter and Min Mode Filter must be set to MAPFILTER_NEAREST if Surface Format for the associated surface is UINT or SINT. However, all settings of this field other than MAPFILTER_MONO are allowed with UINT/SINT if a minimum or maximum operation is being performed.

MAPFILTER_FLEXIBLE might have data corruption when sampled from surface with float32 format with exponent value exceeded 248

MAPFILTER_FLEXIBLE operates on float16 or float32 surfaces could have erroneous signed for infinity output i.e. 0x7f800000 <-> 0xff800000

MAPFILTER_FLEXIBLE when float16 +/-inf apply to coefficient that are absolutely larger than 1.0 output result could be nan instead of +/-inf

MAPFILTER_FLEXIBLE: A Null Tile reference will be reported back even if the associated texel has a coefficient of 0.0.



16:14 Min Mode Filter

Project:	All
Format:	U3 Enumerated Type

This field determines how texels are sampled/filtered when a texture is being "minified" (shrunk). For volume maps, this filter mode selection also applies to the 3rd (inter-layer) dimension. See Mag Mode Filter

Value	Name	Description
0h	NEAREST	Sample the nearest texel
1h	LINEAR	Bilinearly filter the 4 nearest texels
2h	ANISOTROPIC	Perform an "anisotropic" filter on the chosen mip level
4h-5h	Reserved	
6h	MONO	Perform a monochrome convolution filter
7h	Reserved	

Programming Notes

FLEXIBLE: A Null Tile reference will be reported back even if the associated texel has a coefficient of 0.0.

13:1 **Texture LOD Bias**

Project:	All
Format:	S4.8 2's complement

Range: [-16.0, 16.0)

This field specifies the signed bias value added to the calculated texture map LOD prior to minvs-mag determination and mip-level clamping. Assuming mipmapping is enabled, a positive LOD bias will result in a somewhat blurrier image (using less-detailed mip levels) and possibly higher performance, while a negative bias will result in a somewhat crisper image (using more-detailed mip levels) and may lower performance.

Programming Notes

There is no requirement or need to offset the LOD Bias in order to produce a correct LOD for texture filtering (as was required for correct bilinear and anisotropic filtering in some legacy devices).

0 Anisotropic Algorithm

Project:	All
Format:	U1 Enumerated Type

Controls which algorithm is used for anisotropic filtering. Generally, the EWA approximation algorithm results in higher image quality than the legacy algorithm.

Value	Name	Description
0h	LEGACY	Use the legacy algorithm for anisotropic filtering
1h	EWA	Use the new EWA approximation algorithm for anisotropic filtering
	Approximation	



1 31:20 **Min LOD**

Project:		All
Format:		U4.8 in LOD units

Range: [0.0, 14.0], where the upper limit is also bounded by the Max LOD.

This field specifies the minimum value used to clamp the computed LOD after LOD bias is applied. Note that the minification-vs.-magnification status is determined after LOD bias and before this maximum (resolution) mip clamping is applied. The integer bits of this field are used to control the "maximum" (highest resolution) mipmap level that may be accessed (where LOD 0 is the highest resolution map). The fractional bits of this value effectively clamp the inter-level trilinear blend factor when trilinear filtering is in use.

Programming Notes

If Min LOD is greater than Max LOD, Min LOD takes precedence, i.e. the resulting LOD will always be Min LOD.

This field must be zero if the Min or Mag Mode Filter is set to MAPFILTER_MONO

19:8 | **Max LOD**

Project:	All
Format:	U4.8 in LOD units

Range: [0.0, 14.0]

This field specifies the maximum value used to clamp the computed LOD after LOD bias is applied. Note that the minification-vs.-magnification status is determined after LOD bias and before this minimum (resolution) mip clamping is applied. The integer bits of this field are used to control the "minimum" (lowest resolution) mipmap level that may be accessed. The fractional bits of this value effectively clamp the inter-level trilinear blend factor when trilinear filtering is in use. Force the mip map access to be between the mipmap specified by the integer bits of the Min LOD and the ceiling of the value specified here.

7 **ChromaKey Enable**

Project:	BDW
Format:	Enable This field enables the chroma key function.

Programming Notes

Supported only on a specific subset of surface formats. See section titled: "Surface Formats" in thsi volume for supported formats. This field must be disabled if min or mag filter is MAPFILTER_MONO or MAPFILTER_ANISOTROPIC. This field must be disabled if used with a surface of type SURFTYPE_3D.

6:5 **ChromaKey Index**

Format:	U2

Range: [0, 3]

This field specifies the index of the ChromaKey Table entry associated with this Sampler. This field is a "don't care" unless **ChromaKey Enable** is ENABLED.



4 ChromaKey Mode

emoniately wode				
Project:	BDW			
Format:	U1 Enumerated Type			

This field specifies the behavior of the device in the event of a ChromaKey match. This field is ignored if ChromaKey is disabled.

KEYFILTER_REPLACE_BLACK: In this mode, each texel that matches the chroma key is replaced with (0,0,0,0) (black with alpha=0) prior to filtering. For YCrCb surface formats, the black value is A=0, R(Cr)=0x80, G(Y)=0x10, B(Cb)=0x80. This will tend to darken/fade edges of keyed regions. Note that the pixel pipeline must be programmed to use the resulting filtered texel value to gain the intended effect, e.g., handle the case of a totally keyed-out region (filtered texel alpha==0) through use of alpha test, etc.

Value	Name	Description
0h	KEYFILTER_KILL_ON_ANY_MATCH	In this mode, if any contributing texel matches the chroma key, the corresponding pixel mask bit for that pixel is cleared. The result of this operation is observable only if the Killed Pixel Mask Return flag is set on the input message.
1h	KEYFILTER_REPLACE_BLACK	In this mode, each texel that matches the chroma key is replaced with (0,0,0,0) (black with alpha=0) prior to filtering. For YCrCb surface formats, the black value is A=0, R(Cr)=0x80, G(Y)=0x10, B(Cb)=0x80. This will tend to darken/fade edges of keyed regions. Note that the pixel pipeline must be programmed to use the resulting filtered texel value to gain the intended effect, e.g., handle the case of a totally keyed-out region (filtered texel alpha==0) through use of alpha test, etc.



			S	AMPLER_STATE	
	3:1	Shadow Function			
		Project:		All	
		Format:		U3 Enumerated Type	
		specific comparison	operatio alpha-on	n to be used. The comparisor ly formats which use the alph	mple_c message type, and specifies the n is between the texture sample red na channel), and the "ref" value
		Value		N	ame
		0h	PREFIL	TEROP ALWAYS	
		1h	PREFIL	TEROP NEVER	
		2h	PREFIL	TEROP LESS	
		3h	PREFIL	TEROP EQUAL	
		4h	PREFIL	TEROP LEQUAL	
		5h	PREFIL	TEROP GREATER	
		6h	PREFIL	TEROP NOTEQUAL	
		7h PREFILTEROP GEQUAL			
	0	Cube Surface Control Mode			
		Project:		All	
		Format:		U1 Enumerated Type	
		When sampling from a SURFTYPE_CUBE surface, this field controls whether the TC* Address Control Mode fields are interpreted as programmed or overridden to TEXCOORDMODE_CUBE.			
Value			are inter	preced as programmed or ove	Name
		0h		PROGRAMMED	
		1h		OVERRIDE	
		Programming Notes			
This field must be set to CUBECTRLMODE_PROGRAMMED		D			
2	31:30	Reserved			
		Project:		E	BDW
	29:28	Reserved			
		Project:		E	BDW
	27:26	Reserved			
		Project:		<u> </u> E	BDW
	31:24	Reserved		- - - - - - - - - -	
		Project:		E	BDW
	25:24	Reserved		 	
Project:		<u> </u>	BDW		



				S	SAMPLER_STATE		
	23:6	Indirec	t State Poir	nter			
		Project	:			BDW	
					Description		
		This po	ointer is rela	tive to th	ne Dynamic State Base Addre	ess.	
	5	Reserve	ed				
		Project	:			BDW	
		Forma	t:			MBZ	
	4	Reserve	ed				
		Project	:			BDW	
	3	Reserved					
		Project:				BDW	
	2	Reserved					
	1	1 Reserved					
		Project:				BDW	
	0	LOD Clamp Magnification Mode					
		Project:			BDW		
		Format:			U1 Enumerated Type		
		This fie mode.	eld allows th	e flexibili	ity to control how LOD clam	ping is handled when in magnification	
		Value	Name		Des	scription	
		0h	MIPNONE	Filter is		ler will clamp LOD as if the Mip Mode ow OpenGL defines magnification, and rivers would not set this bit.	
		1h	MIPFILTER		n magnification mode, Samp ode Filter.	ler will clamp LOD based on the value o	
3	31:24	Reserve	ed				
		Project:				BDW	
	23:22	Reserved					
		Format	Format:			MBZ	



21:19 Maximum Anisotropy

Project:	All			
Format:	U3 Enumerated Type			

This field clamps the maximum value of the anisotropy ratio used by the MAPFILTER_ANISOTROPIC filter (Min or Mag Mode Filter).

Value	Name	Description	
0h	RATIO 2:1	At most a 2:1 aspect ratio filter is used	
1h	RATIO 4:1	At most a 4:1 aspect ratio filter is used	
2h	RATIO 6:1	At most a 6:1 aspect ratio filter is used	
3h	RATIO 8:1	At most a 8:1 aspect ratio filter is used	
4h	RATIO 10:1	At most a 10:1 aspect ratio filter is used	
5h	RATIO 12:1	At most a 12:1 aspect ratio filter is used	
6h	RATIO 14:1	At most a 14:1 aspect ratio filter is used	
7h	RATIO 16:1	At most a 16:1 aspect ratio filter is used	

18 U Address Mag Filter Rounding Enable

Project:	All
Format:	Enable

Controls whether the texture address is rounded or truncated before being used to select texels to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.

Programming Notes

Hardware will **not** force rounding enable.

17 U Address Min Filter Rounding Enable

Project:	All
Format:	Enable

Controls whether the texture address is rounded or truncated before being used to select texels to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.

Programming Notes

Hardware will **not** force rounding enable.

16 V Address Mag Filter Rounding Enable

Project:	All
Format:	Enable

Controls whether the texture address is rounded or truncated before being used to select texels to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.

Programming Notes

Hardware will **not** force rounding enable.



15 V Address Min Filter Rounding Enable

<u> </u>	
Project:	All
Format:	Enable

Controls whether the texture address is rounded or truncated before being used to select texels to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.

Programming Notes

Hardware will **not** force rounding enable.

14 R Address Mag Filter Rounding Enable

Project:	All
Format:	Enable

Controls whether the texture address is rounded or truncated before being used to select texels to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.

Programming Notes

Hardware will **not** force rounding enable.

13 R Address Min Filter Rounding Enable

Project:	All
Format:	Enable

Controls whether the texture address is rounded or truncated before being used to select texels to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.

Programming Notes

Hardware will **not** force rounding enable.

12:11 Trilinear Filter Quality

Project:	All
Format:	U2 Enumerated Type

Selects the quality level for the trilinear filter.

Value	Name	Description	
0	FULL	Full Quality. Both mip maps are sampled under all circumstances.	
1	HIGH	High Quality. Same as full quality.	
2	MED	Medium Quality. If the contribution of one mip map is less than 25%, only the other mip map contributes.	
3	LOW	Low Quality. If the contribution of one mip map is less than 37.5%, only the other mip map contributes.	



10 Non-normalized Coordinate Enable

Project:	BDW				
Format:	Enable				

This field, if enabled, specifies that the input coordinates (U/V/R) are in non-normalized space, where each integer increment is one texel on LOD 0. If disabled, coordinates are normalized, where the range 0 to 1 spans the entire surface.

Programming Notes

The following state must be set as indicated if this field is *enabled*:

- TCX/Y/Z Address Control Mode must be TEXCOORDMODE_CLAMP, TEXCOORDMODE HALF BORDER, or TEXCOORDMODE CLAMP BORDER.
- Surface Type must be SURFTYPE 2D or SURFTYPE 3D.
- Mag Mode Filter must be MAPFILTER_NEAREST or MAPFILTER_LINEAR.
- Min Mode Filter must be MAPFILTER_NEAREST or MAPFILTER_LINEAR.
- Mip Mode Filter must be MIPFILTER NONE.
- Min LOD must be 0.
- Max LOD must be 0.
- MIP Count must be 0.
- Surface Min LOD must be 0.
- Texture LOD Bias must be 0.

9 Reserved

Project:	BDW
Format:	MBZ

8:6 TCX Address Control Mode

Project:	All
Format:	Texture Coordinate Mode Enumerated Type

Controls how the 1st (TCX, aka U) component of input texture coordinates are mapped to texture map addresses - specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror). The setting of this field is subject to being overridden by the Cube Surface Control Mode field when sampling from a SURFTYPE_CUBE surface.

Programming Notes

When using cube map texture coordinates, each TC component must have the same Address Control Mode.

When TEXCOORDMODE_CUBE is not used accessing a cube map, the map's Cube Face Enable field must be programmed to 111111b (all faces enabled).

MAPFILTER MONO: Texture addressing modes must all be set to

TEXCOORDMODE_CLAMP_BORDER. The **Border Color** is ignored in this mode, a constant value of 0 is used for border color. Software must pad the border texels within the map itself with 0.

If **Surface Format** is PLANAR*, this field must be set to TEXCOORDMODE_CLAMP.



5:3 TCY Address Control Mode

Project:	All
Format:	Texture Coordinate Mode Enumerated Type

Controls how the 2nd (TCY, aka V) component of input texture coordinates are mapped to texture map addresses - specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror). See Address TCX Control Mode above for details

Programming Notes

If this field is set to TEXCOORDMODE_CLAMP_BORDER or TEXCOORDMODE_HALF_BORDER and a 1D surface is sampled, incorrect blending with the border color in the vertical direction may occur.

2:0 TCZ Address Control Mode

Project:	All
Format:	Texture Coordinate Mode Enumerated Type

Description

Controls how the 3rd (TCZ) component of input texture coordinates are mapped to texture map addresses - specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror). See Address TCX Control Mode above for details

If this field is set to TEXCOORDMODE_CLAMP_BORDER or TEXCOORDMODE_HALF_BORDER and a 3D surface is sampled, incorrect blending with the border color in the Q direction may occur.



SCISSOR_RECT

SCISSOR_RECT

Project: BDW

Source: RenderCS

Size (in bits): 64

Default Value: 0x00000000, 0x00000000

The viewport-specific state used by the SF unit (SCISSOR_RECT) is stored as an array of up to 16 elements, each of which contains the DWords described below. The start of each element is spaced 2 DWords apart. The location of first element of the array, as specified by Pointer to SCISSOR RECT, is aligned to a 32-byte boundary.

location	cation of first element of the array, as specified by Pointer to SCISSOR_RECT, is aligned to a 32-byte boundary.					
DWord	Bit		Description			
0	31:16	Scissor Rectangle Y Min				
		Project:	All			
		Format:	U16 Pixels from Drawing Rectangle origin (upper left corner)			
		Specifies Y Min coordinate of (inclusive) Scissor Rectangle used for scissor test. Pixels with (Draw Rectangle-relative) Y coordinates less than Y Min will be clipped out if Scissor Rectangle is enabled. NOTE: If Y Min is set to a value greater than Y Max, all primitives will be discarded for this viewport.				
	15:0	Scissor Rec	ctangle X Min			
		Project:	All			
		Format:	U16 Pixels from Drawing Rectangle origin (upper left corner)			
		Specifies X Min coordinate of (inclusive) Scissor Rectangle used for scissor test. Pixels with (Draw Rectangle-relative) X coordinates less than X Min will be clipped out if Scissor Rectangle is enabled. NOTE: If X Min is set to a value greater than X Max, all primitives will be discarded for this viewport.				
1	31:16	Scissor Rectangle Y Max				
		Project:	All			
		Format:	U16 Pixels from Drawing Rectangle origin (upper left corner)			
		Specifies Y Max coordinate of (inclusive) Scissor Rectangle used for scissor test. Pixels with (Draw Rectangle-relative) Y coordinates greater than Y Max will be clipped out if Scissor Rectangle is enabled.				
	15:0	Scissor Rectangle X Max				
		Project:	All			
		Format:	U16 Pixels from Drawing Rectangle origin (upper left corner)			
		•	Max coordinate of (inclusive) Scissor Rectangle used for scissor test. Pixels with angle-relative) Y coordinates greater than X Max will be clipped out if Scissor senabled.			



Scratch Hword Block Message Header

MH_A32_HWB - Scratch Hword Block Message Header						
Project:		BDW				
Source:		DataPort 0				
Size (in bit	s):	256				
Default Va	lue:	0x00000000, 0x000000000, 0x 0x00000000, 0x000000000	<000000	00, 0x0000	00000, 0x00000000, 0x00000000,	
DWord	Bit			Descript	ion	
0-2	95:0	Reserved				
		Project:			All	
		Format:			Ignore	
		Ignored				
3	31:0	Per Thread Scratch Space				
		Project:		All		
		Format:		MHC_PTSS		
		Specifies amount of scratch spa	ce used	by this thr	hread, for Stateless bounds checking.	
4	31:0	Reserved				
		Project:			All	
		Format:			Ignore	
		Ignored.				
5	31:0	Buffer Base Address				
		Project:	All			
		Format:	: MHC_A32_BB		A	
Specifies the surface address offset page [3		e [31:10] fo	or A32 stateless messages.			
6-7	63:0	Reserved				
		Project:			All	
		Format:			Ignore	
		Ignored				



SF_CLIP_VIEWPORT

		SF_CLIP_VIE	WPORT		
Project:	Project: BDW				
Source:	Source: RenderCS				
Size (in bits): 512					
Default Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000					
DWord	Bit		Description		
0	31:0	Viewport Matrix Element m00	_		
		Format:	IEEE_Float		
1	31:0	Viewport Matrix Element m11	_		
		Format:	IEEE_Float		
2	31:0	Viewport Matrix Element m22			
		Format:	IEEE_Float		
3	31:0	Viewport Matrix Element m30			
		Format:	IEEE_Float		
4	31:0	Viewport Matrix Element m31			
		Format:	IEEE_Float		
5	31:0	Viewport Matrix Element m32			
		Format:	IEEE_Float		
6	31:0	Reserved			
		Format:		MBZ	
7	31:0	Reserved			
		Format:		MBZ	
8	31:0	X Min Clip Guardband			
		Format:	IEEE_Float		
		. This 32-bit float represents the XMin guardband boundary (normalized to Viewport.XMin			
		== -1.0f). This corresponds to the left boundary of the NDC guardband. Workaround			
		Minimum allowed value for this field is -16384.			
9	31:0	X Max Clip Guardband			
		Format:	IEEE_Float	dam (naguna dina dita Vianna unt VIA)	
		This 32-bit float represents the XMax gu == 1.0f). This corresponds to the right be		•	
			Workaround	5 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	
		Maximum allowed value for this field is			



		SF_CLIP_VIEWPORT				
10	31:0					
		Format: IEEE_Float				
		This 32-bit float represents the YMin guardband boundary (normalized to Viewport.YMin == -1.0f). This corresponds to the bottom boundary of the NDC guardband.				
		Workaround				
		Minimum allowed value for this field is -16384.				
11	31:0	Y Max Clip Guardband				
		Format: IEEE_Float				
		This 32-bit float represents the YMax guardband boundary (normalized to Viewport.YMax = = 1.0f). This corresponds to the top boundary of the NDC guardband.				
		Workaround				
		Maximum allowed value for this field is 16383.				
12	31:0	X Min ViewPort				
Project:		Project: BDW				
BDW		Format: IEEE_Float				
		This 32-bit float represents the Viewport.XMin.				
		This is the X min of the viewport extents as programmed by API, and this value should be programmed in Screen Space coordinate and not as normalized coordinate.				
13	31:0	X Max ViewPort				
Project:		Project: BDW				
BDW		Format: IEEE_Float				
		This 32-bit float represents the Viewport.XMax.				
		This is the X max of the viewport extents as programmed by API, and this value should be programmed in Screen Space coordinate and not as normalized coordinate.				
14	31:0	Y Min ViewPort				
Project:		Project: BDW				
BDW		Format: IEEE_Float				
		This 32-bit float represents the Viewport.YMin.				
		This is the Y min of the viewport extents as programmed by API, and this value should be programmed in Screen Space coordinate and not as normalized coordinate.				
15	31:0	Y Max ViewPort				
Project:		Project: BDW				
BDW		Format: IEEE_Float				
		This 32-bit float represents the Viewport.Ymax.				
		This is the Y max of the viewport extents as programmed by API, and this value should be programmed in Screen Space coordinate and not as normalized coordinate.				



SF_OUTPUT_ATTRIBUTE_DETAIL

		SF_OUT	PUT_ATTRIBU	TE_DETAIL		
Source:		RenderCS				
Size (in bits): 16						
Default V	/alue:	0x00000000				
DWord	Bit	Description				
0	15	Component Override W				
		Format:		Enable		
		If set, the W component of constant vector specified by	•	overridden by the W component of the		
	14	Component Override Z				
		Format:		Enable		
		If set, the Z component of t vector specified by Constant	•	verridden by the Z component of the constant		
	13	Component Override Y				
		Format:		Enable		
		If set, the Y component of output Attribute is overridden by the Y component of the constant vector specified by ConstantSource.				
	12	Component Override X				
		Format:		Enable		
_		If set, the X component of output Attribute is overridden by the X component of the constant vector specified by ConstantSource.				
	11	Swizzle Control Mode	T			
		Project:	BDW			
		Format:	U1 Enumerated Type			
		When Attribute Swizzle Enal subject to the following swiz		controls whether attributes 0-15 or 16-31 are		
		 Component Override 	X/Y/Z/W			
		 Constant Source 				
		 Swizzle Select 				
		Source Attribute				
		 WrapShortest Enable. 	S			
		Note: This field does not im (e.g., Point sprite, Constant i	pact any functions which nterpolation).	specifies how many attributes are output. In provide separate states for all 32 attributes ibute (Attribute[0]). For all other indices, it is		



10:9	Constant Source				
	Format	: U	12 enumerate	d type	
	This sta		ector which ca	an be used to override individual components of th	
	Value	e Name		Description	
	0h	CONST_0000		Constant.xyzw = 0.0,0.0,0.0,0.0	
	1h	CONST_0001_FLOA	ΛT	Constant.xyzw = 0.0,0.0,0.0,1.0	
	2h	CONST_1111_FLOA	AT .	Constant.xyzw = 1.0,1.0,1.0,1.0	
	3h	PRIM_ID		Constant.xyzw = PrimID (replicated)	
8	Reserve	ed			
	Format	:		MBZ	
7:6	Swizzle	Select			
	Format: U2		12 enumerate	enumerated type	
	This state, along with Source Attribute, specifies the source for this output Attribute.				
	Value	Name		Description	
	0h	INPUTATTR	This attribu	attribute is sourced from AttrInputReg[SourceAttribute]	
	1h	INPUTATTR_FACING	AttrInputRe	ct is front-facing, this attribute is sourced from eg[SourceAttribute]. If the object is back-facing, thi sourced from AttrInputReg[SourceAttribute+1].	
	2h	INPUTATTR_W		Ite is sourced from AttrInputReg[SourceAttribute]. Itent is copied to the X component.	
	3h	INPUTATTR_FACING_W	W If the object is front-facing, this attribute is sourced from AttrInputReg[SourceAttribute]. If the object is back-facin attribute is sourced from AttrInputReg[SourceAttribute+ W component is copied to the X component.		
5	Reserve	ed			
J	Format	· •		MBZ	
	_			<u>.</u>	
4:0	Source	Attribute			



SFC_8x8_AVS_COEFFICIENTS

SFC_8x8_AVS_COEFFICIENTS

Project: BDW Source: PRM Size (in bits): 256

0x00000000, 0x00000000

Description

ExistsIf = AVS

ExistsIf = AVS					
DWord	Bit		Description		
0	31:24	ZeroYFilterCo	ZeroYFilterCoefficient1		
		Format:	S1.6 2's Complement		
		Range: [-2, +2)			
	23:16	ZeroXFilterCo	ZeroXFilterCoefficient1		
		Format:	S1.6 2's Complement		
		Range: [-2, +2	Range: [-2, +2)		
	15:8	ZeroYFilterCo	efficient0		
		Format:	S1.6 2's Complement		
		Range: [-2, +2)		
	7:0	ZeroXFilterCo	efficient0		
		Format:	S1.6 2's Complement		
		Range: [-2, +2)		
1	31:24	ZeroYFilterCo	ZeroYFilterCoefficient3		
		Format:	S1.6 2's Complement		
		Range: [-2, +2)		
	23:16	ZeroXFilterCo	efficient3		
		Format:	S1.6 2's Complement		
		Range: [-2, +2)		
	15:8	ZeroYFilterCo	efficient2		
		Format:	S1.6 2's Complement		
		Range: [-2, +2			
	7:0	ZeroXFilterCo	ZeroXFilterCoefficient2		
		Format:	S1.6 2's Complement		
		Range: [-2, +2			
2	31:24	ZeroYFilterCo	efficient5		
	23:16	Format:	S1.6 2's Complement		
		Range: [-2, +2)		
		ZeroXFilterCo	efficient5		
		Format:	S1.6 2's Complement		
		Range: [-2, +2			



	S	FC 8x8 AV	S_COEFFICIE	NTS	
	15:8	ZeroYFilterCo			
	15.0	Format:	S1.6 2's Compl	ement	
		Range: [-2, +2)		CITICITE	
	7:0	ZeroXFilterCoefficient4			
	7.0	Format:	S1.6 2's Compl	ement	
		Range: [-2, +2)	<u> </u>	Ciricii	
3	31:24	ZeroYFilterCo			
	0 = 1 = 1	Format: S1.6 2's Complement			
		Range: [-2, +2)			
	23:16	ZeroXFilterCo			
		Format:	S1.6 2's Compl	ement	
		Range: [-2, +2)			
	15:8	ZeroYFilterCo			
		Format:	S1.6 2's Compl	ement	
		Range: [-2, +2)	<u> </u>		
	7:0	ZeroXFilterCo			
		Format:	S1.6 2's Complement		
		Range: [-2, +2))		
4	31:24	OneXFilterCoefficient3			
		Format: S1.6 2's Complement			
		Range: [-2.0, +	2.0)		
	23:16	OneXFilterCoefficient2			
		Format:	S1.6 2's Compl	ement	
		Range: [-1.0, +	1.0)		
	15:0	Reserved			
		Format:		MBZ	
5	31:16	Reserved		·	
		Format:		MBZ	
	15:8	OneXFilterCoe	efficient5		
		Format:	S1.6 2's Compl	ement	
		Range: [-1.0, +	*		
	7:0	OneXFilterCoe			
		Format:	S1.6 2's Compl	ement	
		Range: [-2.0, +	·		
6	31:24	OneYFilterCoe			
		Format:	S1.6 2's Compl	ement	
		Range: [-2.0, +	*		
	23:16	OneYFilterCoe			
		Format:	S1.6 2's Compl	ement	
		Range: [-1.0, +			



	SI	FC_8x8_AVS_C	OEFFICIENTS	
	15:0	Reserved		
		Format:		MBZ
7	31:16	Reserved		
		Format:		MBZ
	15:8	OneYFilterCoefficier	nt5	
		Format: S1.6 2's Complement		
		Range: [-1.0, +1.0)		
	7:0	OneYFilterCoefficier		
	Format: S1.6 2's Complement			
Range: [-2.0, +2.0)				



SIMD4x2 Typed Surface 32-Bit Address Payload

MAP32B_TS_SIMD4X2 - SIMD4x2 Typed Surface 32-Bit Address **Payload** Project: **BDW** Source: **PRM** Size (in bits): 256 Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 **DWord Bit Description** 31:0 U0 0.0 Project: ΑII Format: U32 Specifies the U channel address offset for slot 0. 0.1 31:0 V0 ΑII Project: Format: U32 Specifies the V channel address offset for slot 0. R0 0.2 31:0 Project: ΑII Format: U32 Specifies the R channel address offset for slot 0. LOD0 0.3 31:0 Project: ΑII **MACD LOD** Format: Specifies the LOD for slot 0. 0.4 U1 31:0 Format: U32 Specifies the U channel address offset for slot 1. 0.5 31:0 Format: U32 Specifies the V channel address offset for slot 1. 0.6 31:0 R1 Project: ΑII U32 Format: Specifies the R channel address offset for slot 1. 0.7 LOD1 31:0 ΑII Project: **MACD LOD** Format:

Specifies the LOD for slot 1.



SIMD4x2 Untyped BUFFER Surface 32-Bit Address Payload

MAP32B_USU_SIMD4X2 - SIMD4x2 Untyped BUFFER Surface 32-Bit Address Payload

Project: BDW Source: PRM Size (in bits): 256

Delault value.		0000000, 0x00000000	0000000, 0000000000, 07		000,
DWord	Bit	Description			
0.0	31:0	UO			
		Project:		All	
		Format:		U32	
		Specifies the U channel	address offset for slot 0.	,	
0.1-0.3	95:0	Reserved			_
		Project:	All		
		Format:	Ign	nore	
		Ignored	<u>.</u>		
0.4	31:0	U1			
		Project:		All	
		Format:		U32	
		Specifies the U channel	address offset for slot 1.		
0.5-0.7	95:0	Reserved			
		Project:	All		
		Format:	Ign	nore	
		Ignored			



SIMD4x2 Untyped BUFFER Surface 64-Bit Address Payload

MAP64B	_USU_		4x2 Untyped less Payload	BUFFER Surface 64-			
Project:	BDV	V					
Source:	PRM	1					
Size (in bits):	256						
Default Value:		0000000, 0x00000000, 0x0000 0000000, 0x00000000	00000, 0x00000000, 0x00	0000000, 0x00000000,			
DWord	Bit		Description				
0.0-0.1	63:0	U0	UO				
		Project:		All			
		Format:		U64			
		Specifies the U channel add	Specifies the U channel address offset for slot 0.				
0.2-0.3	63:0	Reserved					
		Project:	All				
		Format:	Ignor	re			
		Ignored					
0.4-0.5	63:0	U1					
		Project:		AII			
		Format:		U64			
		Specifies the U channel address offset for slot 1.					
0.6-0.7	63:0	Reserved					
		Project:	All				
		Format:	Ignor	re			

Ignored



SIMD4x2 Untyped STRBUF Surface 32-Bit Address Payload

Default Value:		0000000, 0x00000000, 0x000 0000000, 0x00000000	00000, 0x0000000	O, 0x00000000, 0x00	000000,	
DWord	Bit	Description				
0.0	31:0	U0				
		Project:		All		
		Format:	Format:			
		Specifies the U channel ad	dress offset for slo	t 0.		
0.1	31:0	V0				
		Project:		All		
		Format:		U32		
		Specifies the V channel ad	Specifies the V channel address offset for slot 0.			
0.2-0.3	63:0	Reserved		I.		
		Project:		All		
		Format:	mat: Ignore			
		Ignored				
0.4	31:0	U1				
		Project:		All		
		Format:		U32		
		Specifies the U channel address offset for slot 1.				
0.5	31:0	V1		1		
		Project:		All		
		Format:		U32		
		Specifies the V channel address offset for slot 1.				
0.6-0.7	63:0	Reserved				
		Project:		All		
		Format:		Ignore		
		Ignored				



SIMD4x2 32-Bit Address Payload

Format:

Ignored

MAF	P32B_S	MD4X2 - SIMD4	4x2 32-Bit Ad	dress Payload	
Project:	BDW				
Source:	PRM				
Size (in bits):	256				
Default Value:		0000, 0x00000000, 0x00000 0000, 0x00000000	0000, 0x00000000, 0x00	000000, 0x00000000,	
DWord	Bit		Description		
0.0	31:0	Offset0			
		Project:		All	
		Format:		U32	
		Specifies the address of	fset for slot 0.		
0.1-0.3	95:0	Reserved			
		Project:	All		
		Format:	Igno	ore	
		Ignored			
0.4	31:0	Offset1			
		Project:		All	
		Format: U32		U32	
		Specifies the address of	fset for slot 1.		
0.5-0.7	95:0	Reserved			
		Project:	All		

Ignore



SIMD8 Dual Source Render Target Data Payload

MDP_RTW_	8DS - SIN	1D8 Dual Source	ce Render Target Data Payload		
Project:	All				
Source:	PRM				
Size (in bits):	2048				
Default Value:	0x00000000, (0x00000000, 0x00000000,	0x00000000, 0x00000000, 0x00000000,		
			0x00000000, 0x00000000, 0x00000000,		
			0x00000000, 0x00000000, 0x00000000,		
			0x00000000, 0x00000000, 0x00000000,		
			0x00000000, 0x00000000, 0x00000000, 0x00000000		
			0x00000000, 0x00000000, 0x00000000,		
			0x00000000, 0x00000000, 0x00000000,		
	•	·	0x00000000, 0x00000000, 0x000000000,		
	0x00000000, 0	0x00000000, 0x00000000,	0x00000000, 0x00000000, 0x00000000,		
	0x00000000, (0x00000000, 0x00000000,	0x0000000		
DWord	Bit		Description		
0.0-0.7	255:0	Src0 Red			
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of S	rc0 Red		
1.0-1.7	255:0	Src0 Green			
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of S	rc0 Green		
2.0-2.7	255:0	Src0 Blue			
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of S	rc0 Blue		
3.0-3.7	255:0	Src0 Alpha			
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of S	rc0 Alpha		
4.0-4.7	255:0	Src1 Red			
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of S	rc1 Red		
5.0-5.7	255:0	Src1 Green			
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of S	rc1 Green		
6.0-6.7	255:0	Src1 Blue			
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of S	rc1 Blue		
7.0-7.7	255:0	Src1 Alpha			
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of S	rc1 Alpha		



SIMD8 LOD Message Address Payload Control

MACR_LOD_SIMD8 - SIMD8 LOD Message Address Payload Control

Project: BDW Source: PRM Size (in bits): 256

Size (in bits):	256			
Default Value:	0x00000000, 0x00000000,), 0x00000000, 0x00000000, 0x000000	000,
DWord	Bit		Description	
0.0	31:0	Slot0 LOD		
		Project:	All	
		Format:	MACD_LOD	
		Specifies the LOD for	slot 0	
0.1	31:0	Slot1 LOD		
		Project:	All	
		Format:	MACD_LOD	
		Specifies the LOD for	slot 1	
0.2	31:0	Slot2 LOD		
		Project:	All	
		Format:	MACD_LOD	
		Specifies the LOD for slot 2		
0.3	31:0	Slot3 LOD		
		Format:	MACD_LOD	
		Specifies the LOD for slot 3		
0.4	31:0	Slot4 LOD		
		Format:	MACD_LOD	
		Specifies the LOD for slot 4		
0.5	31:0	Slot5 LOD		
		Project:	All	
		Format:	MACD_LOD	
		Specifies the LOD for slot 5		
0.6	31:0	Slot6 LOD		
		Project:	All	
		Format:	MACD_LOD	
		Specifies the LOD for	slot 6	
0.7	31:0	Slot7 LOD		
		Project:	All	
		Format:	MACD_LOD	
		Specifies the LOD for	slot 7	



SIMD8 Render Target Data Payload

MDP_RTW_8 - SIMD8 Render Targ	get Data Payload
-------------------------------	------------------

Project: ΑII Source: **PRM** Size (in bits): 1024

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, Default Value:

> 0x00000000, 0x00000000,

	0x00000000, 0x00000000					
DWord	Bit	Description				
0.0-0.7	255:0	Red				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Red				
1.0-1.7	255:0	Green				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Green	n			
2.0-2.7	255:0	Blue				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Blue				
3.0-3.7	255:0	Alpha				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Alpha	a			



SIMD8 Typed Surface 32-Bit Address Payload

MAP32	B_TS_SIN	/ID8 - SIMD8 T Paylo		Surface 32-Bit Address	
Project:	BDW				
Source:	PRM				
Size (in bits):	1024				
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit			Description	
0.0-0.7	255:0	U			
		Project:		All	
		Format:		MACR_32b	
		Specifies the U channel for slots [7:0]			
1.0-1.7	255:0	V			
		Project:		All	
		Format:		MACR_32b	
		Specifies the V channel for slots [7:0]			
2.0-2.7	255:0	R			
		Project:		All	
		Format:		MACR_32b	
		Specifies the R channel for slots [7:0]		[7:0]	
3.0-3.7	255:0	LOD	LOD		
		Project:	All		
		Format:	MACR_I	LOD_SIMD8	

Specifies the LOD for slots [7:0]



SIMD8 Untyped BUFFER Surface 32-Bit Address Payload

MAP32B_USU_SIMD8 - SIMD8 Untyped BUFFER Surface 32-Bit Address Payload					
Project:	All				
Source:	PRM				
Size (in bits):	256	256			
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit		Description		
0.0-0.7	255:0	U			
		Project:	All		
		Format:	MACR_32b		
		Specifies the U c	nannel for slots [7:0]		

SIMD8 Untyped BUFFER Surface 64-Bit Address Payload

MAP64B_USU_SIMD8 - SIMD8 Untyped BUFFER Surface 64-Bit Address Payload						
Project:	All					
Source:	PRM					
Size (in bits):	512					
Default Value:	0x00000000	0, 0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit		Description			
0.0-0.7	255:0	U3_U0	U3_U0			
		Project:	All			
		Format:	MACR_64b			
		Specifies the U c	Specifies the U channel for slots [3:0]			
1.0-1.7	255:0	U7_U4				
		Project:	All			
		Format:	MACR_64b			
	Specifies the U channel for slots [7:4]					



SIMD8 Untyped STRBUF Surface 32-Bit Address Payload

MAP32B_USUV_SIMD8 - SIMD8 Untyped STRBUF Surface 32-Bit Address Payload					
Project:	All				
Source:	PRM				
Size (in bits):	512				
Default Value:	0x00000000,	0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		Description		
0.0-0.7	255:0	U			
		Project:	All		
		Format:	MACR_32b		
		Specifies the U channel for slots [7:0]			
1.0-1.7	255:0	V			
		Project:	All		
		Format:	MACR_32b		
		Specifies the V char	nnel for slots [7:0]		



SIMD16 Render Target Data Payload

MDP_	RTW_16 -	SIMD16 Render	Target Data Payload	
Project:	All			
Source:	PRM			
Size (in bits):	2048			
,		0000000. 0x000000000. 0x000	000000, 0x00000000, 0x00000000,	
			000000, 0x00000000, 0x00000000,	
			000000, 0x00000000, 0x00000000,	
	0x00000000, 0x0	0000000, 0x00000000, 0x000	000000, 0x00000000, 0x00000000,	
		·	000000, 0x00000000, 0x00000000,	
			000000, 0x00000000, 0x00000000,	
			000000, 0x00000000, 0x00000000,	
			000000, 0x00000000, 0x00000000, 000000, 0x00000000, 0x00000000,	
			000000, 0x000000000, 0x00000000, 000000, 0x00000000, 0x00000000,	
		0000000, 0x000000000, 0x000		
DWord	Bit		Description	
0.0-0.7	255:0	Red[7:0]		
		Format:	DP_DW_SIMD8	
		Slots [7:0] Red		
1.0-1.7	255:0	Red[15:8]		
		Format: M	DP_DW_SIMD8	
		Slots [15:8] Red		
2.0-2.7	255:0	Green[7:0]		
		Format: M	DP_DW_SIMD8	
		Slots [7:0] Green		
3.0-3.7	255:0	Green[15:8]		
		Format:	DP_DW_SIMD8	
		Slots [15:8] Green		
4.0-4.7	255:0	Blue[7:0]		
		Format:	DP_DW_SIMD8	
		Slots [7:0] Blue		
5.0-5.7	255:0	Blue[15:8]		
		Format:	DP_DW_SIMD8	
		Slots [15:8] Blue		
6.0-6.7	255:0	Alpha[7:0]		
		Format: M	DP_DW_SIMD8	
		Slots [7:0] Alpha		
7.0-7.7	255:0	Alpha[15:7]		
		Format: M	DP_DW_SIMD8	
		Slots [15:7] Alpha		



SIMD16 Untyped BUFFER Surface 32-Bit Address Payload

MAP32B_USU_SIMD16					
Project:	All				
Source:	PRM				
Size (in bits):	512				
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit	Description			
0.0-0.7	255:0	U[7:0]			
		Format:	MACR_32b		
		Specifies the U channel for slot	s [7:0]		
1.0-1.7	255:0	U[15:8]			
		Format:	MACR_32b		
		Specifies the U channel for slots [15:8]			



SIMD16 Untyped BUFFER Surface 64-Bit Address Payload

		MAP64B_USU_SIN	MD16		
Project:	All				
Source:	PRM				
Size (in bits):	1024				
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit	Description			
0.0-0.7	255:0 U3_U0				
		Format:	MACR_64b		
		Specifies the U channel for slot	s [3:0]		
1.0-1.7	255:0	U7_U4			
		Format:	MACR_64b		
		Specifies the U channel for slot	rs [7:4]		
2.0-2.7	255:0	U11_U8			
		Format:	MACR_64b		
		Specifies the U channel for slot	s [11:8]		
3.0-3.7 255:0 U15_U12					
		Format:	MACR_64b		
Specifies the U channel for slots [15:12]			rs [15:12]		



SIMD16 Untyped STRBUF Surface 32-Bit Address Payload

MAP32B_U	JSUV_SIM		L6 Untyp s Payloa	ped STRBUF Surface 32-Bit	
Project: Source: Size (in bits): Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000	. 0x00000000, 0x0000 . 0x00000000, 0x0000 . 0x00000000, 0x0000 . 0x00000000, 0x0000	00000, 0x0000 00000, 0x0000 00000, 0x0000	00000, 0x00000000, 0x00000000, 00000, 0x00000000, 0x00000000, 00000, 0x00000000, 0x00000000, 00000, 0x00000000, 0x00000000,	
DWord	Bit	Description			
0.0-0.7	255:0	Project: Format: Specifies the U cha	nnel for slots	All MACR_32b [7:0]	
1.0-1.7	255:0	Project: Format: Specifies the U cha		All MACR_32b	
2.0-2.7	255:0	V7_V0 Project: Format: Specifies the V cha		All MACR_32b	
3.0-3.7	255:0	V15_V8 Project:		All	

Specifies the V channel for slots [15:8]

Format:

MACR_32b



SIMD 32-Bit Address Payload Control

	MAC	R_32B - SIMD 32-Bit Address Pay	load Control				
Project:		BDW					
Source:	PRM						
Size (in bits):		256					
Default Value	:	0x00000000, 0x00000000, 0x00000000, 0x00000000	0000000, 0x00000000,				
DWord	Bit	Description					
0.0	31:0	Offset0					
		Project:	All				
		Format:	U32				
		Specifies the address offset for slot 0 in this payload re	gister.				
0.1	31:0	Offset1					
		Project:	All				
		Format:	U32				
		Specifies the address offset for slot 1 in this payload re	gister.				
0.2	31:0	Offset2					
		Project:	All				
		Format:	U32				
		Specifies the address offset for slot 2 in this payload re	gister.				
0.3	31:0	Offset3					
		Project:	All				
		Format:	U32				
		Specifies the address offset for slot 3 in this payload re	gister.				
0.4	31:0	Offset4					
		Project:	All				
		Format:	U32				
		Specifies the address offset for slot 4 in this payload re	gister.				
0.5	31:0	Offset5					
		Project:	All				
		Format:	U32				
		Specifies the address offset for slot 5 in this payload re	gister.				
0.6	31:0	Offset6					
		Project:	All				
		Format:	U32				
		Specifies the address offset for slot 6 in this payload re	gister.				
0.7	31:0	Offset7					
		Project:	All				
		Format:	U32				
		Specifies the address offset for slot 7 in this payload re	gister.				



SIMD 64-Bit Address Payload Control

	MAC	CR_64B - SIMD 64-Bit A	Address Payload Control			
Project:		BDW				
Source:		PRM				
Size (in bits):		256				
Default Value	e:	0x00000000, 0x00000000, 0x00000000 0x00000000, 0x00000000	0, 0x00000000, 0x00000000, 0x00000000,			
DWord	Bit		Description			
0.0-0.1	63:0	Offset0				
		Project:	All			
		Format:	U64			
		Specifies the address offset for slot	0 in this payload register.			
0.2-0.3	63:0	Offset1				
		Project:	All			
		Format:	U64			
		Specifies the address offset for slot	1 in this payload register.			
0.4-0.5	63:0	Offset2				
		Project:	All			
		Format:	U64			
		Specifies the address offset for slot	2 in this payload register.			
0.6-0.7	63:0	Offset3				
		Project:	All			
		Format:	U64			
		Specifies the address offset for slot	3 in this payload register.			

SIMD8 32-Bit Address Payload

MAP32B_SIMD8 - SIMD8 32-Bit Address Payload				
Project:	BDW			
Source:	PRM			
Size (in bits):	256			
Default Value:	Default Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000			
DWord	Bit		Description	
0.0-0.7	255:0	Offset[7:0]		
		Project:	All	
		Format:	MACR_32b	
		Specifies the address	offset for Slots [7:0].	



SIMD8 64-Bit Address Payload

N	1AP64B_S	SIMD8 - SIM	ID8 64-Bit Address Payload			
Project:	BDW					
Source:	PRM					
Size (in bits):	512					
Default Value:	0x0000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit	Description				
0.0-0.7	255:0	Offset[3:0]				
		Project:	All			
		Format:	MACR_64b			
		Specifies the address offset for slots [3:0].				
1.0-1.7	255:0	Offset[7:4]				
		Project:	All			
		Format:	MACR_64b			
		Specifies the addr	ress offset for slots [7:4].			



SIMD16 32-Bit Address Payload

MAP32B_SIMD16 - SIMD16 32-Bit Address Payload						
Project:	BDW					
Source:	PRM					
Size (in bits):	512					
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit	Description				
0.0-0.7	255:0	Offset[7:0]				
		Project:	All			
		Format:	MACR_32b			
		Specifies the address offset for slots [7:0].				
1.0-1.7	255:0	Offset[15:8]				
		Project:	All			
		Format:	MACR_32b			
		Specifies the address offset for	slots [15:8].			



SIMD16 64-Bit Address Payload

MA	P64B_SI	IMD16 - SIM	D16 64-	Bit Address Payload		
Project:	BDW			-		
Source:	PRM					
Size (in bits):	1024					
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit			Description		
0.0-0.7	255:0	Offset[3:0]				
		Format:		MACR_64b		
		Specifies the addr	ess offsets for	slots [3:0].		
1.0-1.7	255:0	Offset[7:4]				
		Format:		MACR_64b		
		Specifies the addre	ess offsets for	slots [7:4].		
2.0-2.7	255:0	Offset[11:8]				
		Format:		MACR_64b		
		Specifies the addr	ess offsets for	slots [11:8].		
3.0-3.7	255:0	Offset[15:12]	Offset[15:12]			
		Format:		MACR_64b		
		Specifies the address offsets for slots [15:12].				



SIMD Mode 2 Message Descriptor Control Field

MDC_SM2 - SIMD Mode 2 Message Descriptor Control Field

Project: BDW Source: PRM Size (in bits): 1

Default Value: 0x00000000

DWord	Bit	Description				
0	0	SIMD Mode				
		Format:		Enumeration		
		Specifies the SIMD mo	Specifies the SIMD mode of the message (number of slots processed)			
		Value N		ame	Description	
		00h	SIMD8		SIMD8	
		01h	SIMD16		SIMD16	

Command Reference: Structures



SIMD Mode 3 Message Descriptor Control Field

MDC_SM3 - SIMD Mode 3 Message Descriptor Control Field

Project: BDW Source: PRM Size (in bits): 2

Default Value: 0x00000000

DWord	Bit	Description				
0	1:0	SIMD Mode	SIMD Mode			
		Project:		All		
		Format:		Enumeration		
		Specifies the SIMD mode of the message (number of slots processed)				
		Value	Name		Description	
		00h	SIMD4x2		SIMD4x2	
		01h	SIMD16		SIMD16	
		02h	SIMD8		SIMD8	
		03h	Reserved		Ignored	



SLM Surface Pixel Mask Message Header

MH1_SLM_PSM - SLM Surface Pixel Mask Message Header

Project: BDW

Source: DataPort 1

Size (in bits): 256

0x00000000, 0x0000FFFF

	0x0000000, 0x0000FFFF			
DWord	Bit	Description		
0-6	223:0	Reserved		
		Project:		All
		Format:		Ignore
		Ignored		
7	31:0	Pixel Sample Mask		
		Project:	All	
		Format: MHC_PSM		
		Specifies the 16-bit Pixel/Sample Mask u	ised with	SIMD16 and SIMD8 surfaces.

Command Reference: Structures



Slot Group 2 Message Descriptor Control Field

I	ИD	C_SG2 - Slot G	Group 2 N	lessa	ge Descriptor Control Field
Project:		BDW			
Source:		PRM			
Size (in b	oits):	1			
Default \	/alue	e: 0x00000000			
DWord	Bit	Description			
0	0	SIMD Mode			
		Project:		All	
		Format:		Enume	ration
		Controls which 8 bits of Pixel/Sample Mask in the message header are ANDed with the execution mask to determine which slots are accessed. This field is ignored if the header is not present.			
		Value	Name		Description
		00h	SG8L		Use low 8 slots
		01h	SG8U		Use high 8 slots

02h

03h



Slot Group 3 Message Descriptor Control Field

SG8U

Reserved

	ИD	C_SG3 - Slot	Group 3 N	lessage	Descriptor Control Field	
Project:		BDW				
Source:		PRM				
Size (in l	oits):	2				
Default \	Value	e: 0x00000000				
DWord	Bit	Description				
0	1:0	SIMD Mode				
		Project:		All		
		Format:		Enumeratio	on	
		Controls which 8 bits of Pixel/Sample Mask in the message header are ANDed with the execution mask to determine which slots are accessed. This field is ignored if the header is not present.				
		Value	Name		Description	
		00h	SG4x2		SIMD4x2	
		01h	SG8L		Use low 8 slots	

Use high 8 slots

Ignored

Command Reference: Structures



Slot Group Select Render Cache Message Descriptor Control Field

MDC_RT_SGS - Slot Group Select Render Cache Message **Descriptor Control Field**

Project: BDW Source: PRM Size (in bits): 1

Default Value: 0x00000000							
DWord	Bit		Description				
0	0	Slot Group Select					
		Project:			All		
		This field se	This field selects whether slots 15:0 or slots 31:16 are used for bypassed data. Bypassed data				
			includes the antialias alpha, multisample coverage mask, and if the header is not present also				
			includes the X/Y addresses and pixel enables. For 8- and 16-pixel dispatches, SLOTGRP_LO must be				
			, ,	pixel dispatches, this field must be	e set correctly for each		
		message ba	sed on which slots are c	urrently being processed.			
		Value Name Description					
		00h SLOTGRP_LO Choose bypassed data for slots 15:0					
		01h	SLOTGRP_HI	Choose bypassed data for slots	31:16		



SO_DECL

		SO_DECL	
Project:	BDW		
Source:	RenderCS		
Size (in bits):	16		
Dofault Value:	0,0000000		

A list of SO_DECL structures are passed in the 3DSTATE_SO_DECL_LIST command. Each structure specifies either (a) the source and destination of an up-to-4-DWord appending write into an SO buffer, or (b) how many DWords to skip over in the destination SO buffer (i.e., a "hole" where the previous buffer contents are maintained). Workaround for IVBGT2:A0 (ends IVBGT2:B0): because of corruption in IVBGT2:A0, software needs to put a noop decl (Hole flag is 0, Component Mask is 0) as the first decl in every decl list.

DWord	Bit	Description				
0	15:14	Reserved				
		Project:		All		
		Format:		MBZ		
	13:12	Output Buffer Slot				
		Format:	U2 Buffer Index			
		This field selects the destination of	output buffer slot.			
	11	Hole Flag				
Format: Flag If set, the Component Mask field indirectly specifies a number of 32				Flag		
				·		
		(leave unmodified in memory) in the only permitted Component M	•	er. The Register Index field is ignored.		
		0x0 No Dwords are skipped over				
		0x1 (X) Skip 1 DWord	550.00.01,			
		0x3 (XY) Skip 2 DWords				
		0x7 (XYZ) Skip 3 DWords				
		0xF (XYZW) Skip 4 DWords				
	10	Reserved				
10 Reserved Format:			MBZ			



SO_DECL

9:4 Register Index

y					
Project:	All				
Format:	U6 128-bit granular offset into the source vertex read data				

If Hole Flag is clear, this field specifies the 128-bit offset into the source vertex data which supplies the source data to be written to the destination buffer, where the individual 32-component destination locations are selected by Component Mask. e.g., Register Index 0 corresponds with the first 128 bits of the data read from the vertex URB entry (as per corresponding Vertex Read Offset state)

There is only enough internal storage for the 128-bit vertex header and 32 128-bit vertex attributes.

Value	Name
[0,32]	
0h	[Default]

Programming Notes

It is the responsibility of software to map any API-visible source data specifications (e.g., vertex register number) into 128-bit granular URB read offsets.

3:0 **Component Mask**

Project:	All
Format:	MASK 4-bit Mask

This field is a 4-bit bitmask that selects which contiguous 32-bit component(s) are either written or skipped-over in the destination buffer. If this field is zero the SO_DECL operation is effectively a no-op. No data will be appended to the destination and the destination buffer's write pointer will not be advanced. If the **Hole Flag** is set, this field (if non-zero) indirectly specifies how much the destination buffer's write pointer should be advanced. See **Hole Flag** description above for restrictions on this field. If the **Hole Flag** is clear, this field (if non-zero) selects which source components are to be written to the destination buffer. The components must be contiguous, e.g. YZW is legal, but XZW is not. The selected source components are written to the destination buffer starting at the current write pointer, and then the write pointer is advanced past the written data. E.g., if YZW is specified, the three (YZW) components of the source register will be written to the destination buffer at the current write pointer, and the write pointer will be advanced by 3 DWords.

Value	Name
0h	[Default]
xxx1b	SO_DECL_COMPMASK_X
xx1xb	SO_DECL_COMPMASK_Y
x1xxb	SO_DECL_COMPMASK_Z
1xxxb	SO_DECL_COMPMASK_W



SO_DECL_ENTRY

SO_DECL_ENTRY				
Project: BDW				
Source:	RenderCS			
Size (in bits):	64			
Default Value:	0x0000	0000, 0x00000000		
DWord	Bit	De	escription	
01	63:48	Stream 3 Decl		
		Format:	SO_DECL	
		This field contains Stream 3 SO_DECL [n]		
	47:32	Stream 2 Decl		
		Format:	SO_DECL	
		This field contains Stream 2 SO_DECL [n]		
	31:16	Stream 1 Decl		
		Format:	SO_DECL	
		This field contains Stream 1 SO_DEC	L [n]	
	15:0	Stream 0 Decl		
		Format:	SO_DECL	
		This field contains Stream 0 SO_DEC	L [n]	

Command Reference: Structures



SplitBaseAddress4KByteAligned

SplitBaseAddress4KByteAligned

Source: PRM Size (in bits): 32

Default Value: 0x00000000

Specifies a 64-bit (48-bit canonical) 4K-byte aligned memory base address.

•		, ,	,	
DWord	Bit	Description		
0	31:12	Base Address Low		
Project: All		Project:	All	
		Format:	GraphicsAddress[31:12]	
	11:0	Reserved		
		Project:		All
		Format:		MBZ



SplitBaseAddress64ByteAligned

SplitBaseAddress64ByteAligned

Source: PRM Size (in bits): 32

Default Value: 0x00000000

Specifies a 64-bit (48-bit canonical) 64-byte aligned memory base address.

_ '		, ,	,	
DWord	Bit	Description		
0	31:6	Base Address Low		
Project: All		Project:	All	
		Format:	GraphicsAddress[31:6]	
	5:0	Reserved		
		Project:		All
		Format:		MBZ

Command Reference: Structures



SrcRegNum

SrcRegNum

Project: BDW Source: EuIsa Size (in bits): 8

Default Value: 0x00000000

Description

Register Number The register number for the operand. For a GRF register, is the part of a register address that aligns to a 256-bit (32-byte) boundary. For an ARF register, this field is encoded such that MSBs identify the architecture register type and LSBs provide the register number. An ARF register can only be dst or src0. Any src1 or src2 operands cannot be ARF registers. RegNum and SubRegNum together provide the byte-aligned address for the origin of a register region. RegNum provides bits 12:5 of that address. For one-source and two-source instructions, SubregNum provides bits 4:0. For three-source instructions, the address must be DWord-aligned; SubRegNum provides bits 4:2 of the address and bits 1:0 are zero. This field is present for the direct addressing mode and not present for indirect addressing. This field applies to both source and destination operands.

DWord	Bit	Description				
0	7:0	Source	Source Register Number			
		Value	Name	Description		
		0-127	If {Dst/Src0/Src1/Src2}.RegFile==GRF			
		0-0ffh	If {Dst/Src0/Src1/Src2}.RegFile==ARF	This field is used to encode the architecture register as well as providing the register number. See GEN Execution Environment chapter for details.		



SrcSubRegNum

SrcSubRegNum

Project: BDW Source: EuIsa Size (in bits): 5

Default Value: 0x00000000

Description

Subregister Number The subregister number for the operand. For a GRF register, is the byte address within a 256-bit (32-byte) register. For an ARF register, determines the sub-register number according to the specified encoding for the given architecture register. RegNum and SubRegNum together provide the byte-aligned address for the origin of a GRF register region. RegNum provides bits 12:5 of that address. For one-source and two-source instructions, SubregNum provides bits 4:0. For three-source instructions, the address must be DWord-aligned; SubRegNum provides bits 4:2 of the address and bits 1:0 are zero.

Programming Notes

Note: The recommended instruction syntax uses subregister numbers within the GRF in units of actual data element size, corresponding to the data type used. For example for the F (Float) type, the assembler syntax uses subregister numbers 0 to 7, corresponding to subregister byte addresses of 0 to 28 in steps of 4, the element size.

DWord	Bit		Description			
0	4:0	Source	Source Sub Register Number			
		Value	Name	Description		
		0-31	If {Dst/Src0/Src1/Src2}.RegFile==GRF			
		0-0ffh	If {Dst/Src0/Src1/Src2}.RegFile==ARF	This field is used to encode the architecture register as well as providing the register number. See GEN Execution Environment chapter for details.		



SRD Interrupt Bit Definition

		SRD Interrupt Bit Definition					
Project:	roject: BDW						
Source:	irce: PRM						
Size (in b	Size (in bits): 32						
Default \	Default Value: 0x00000000						
The SRD	The SRD Interrupt Registers all share the same bit definitions from this table.						
DWord	Bit	Description					
0	31:27	27 Reserved					
_	26	Reserved					
	25	SRD_Exit_C This event occurs on the first blank start after SRD exit on transcoder C.					
	24	SRD_PreWarn_C This event occurs two display frames prior to entering SRD on transcoder	C.				
	23:19	Reserved					
	18	Reserved					
		Project: BDW					
	16	SRD_PreWarn_B This event occurs two display frames prior to entering SRD on transcoder	В.				
-	15:11	Reserved					
=	10 Reserved						
		Project: BDW					
	9	SRD_Exit_A This event occurs on the first blank start after SRD exit on transcoder A.					
	8	SRD_PreWarn_A This event occurs two display frames prior to entering SRD on transcoder A.					
	7:3	Reserved					
	2	SRD_Aux_Error_EDP This event occurs on the rising edge of the SRD Aux error (receive error or timeout) indication.					
	1	SRD_Exit_EDP This event occurs on the first blank start after SRD exit on transcoder EDP.					
	0	SRD_PreWarn_EDP This event occurs two display frames prior to entering SRD on transcoder EDP.					
		Workaround	Project				
		The pre-warn interrupt event happens continuously during the entire frame before the capture frame. To prevent constant interrupts, mask this interrupt off after it is first received and don't unmask it until after the entire frame is known to be completed.	BDW, EXCLUDE(BDW:GT2:G)				



Stateless Binding Table Index Message Descriptor Control Field

MDC_STATELESS - Stateless Binding Table Index Message **Descriptor Control Field** BDW

Project:

ojecu								
Source: PRM								
Size (in bits): 8								
Default Value: 0x000000FF								
DWord	Bit	Description						
0	7:0	Binding Table Index						
		Project:			All			
		Format	:		Enumeration			
		Specifie	Specifies the message is Stateless					
		Value Name			Description			
		0FFh	A32_A64 [Default]		A32 or A64 Stateless access that is locally coherent within a thread group)			
		0FDh	A32_A64_NC	•	Specifies a A32 or A64 Stateless access that is non-coherent (coherent within a thread).			
		Others	Reserved	Ignored				
					Restriction			
		When u	ısing A32_A64_N	C, SW must er	nsure that 2 threads do not both access the same cache line			

(64B)



Stateless Block Message Header

		MH_A32_GO - State	eless	Block	Mess	age Header		
Project: BDW								
Source: DataPort 0								
Size (in b	oits):	256						
Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000						×00000000, 0x00000000,		
		0x00000000, 0x00000000						
DWord	Bit	Description						
0-1	63:0	Reserved						
		Project:				All		
		Format:						
		Ignored						
2	31:0	Global Offset						
		Project:				All		
		Format:				U32		
		Specifies the global element index into the buffer, in units of Owords, Dwords, or Bytes (depending on the message).						
			Pro	gramming	Notes			
		If the address offset calculated wit PTSS size or the GeneralStateBuffe				and Global Offset is greater than the ut-of-Bounds.		
3	31:0	Per Thread Scratch Space						
		Project:						
		Format:		S				
		Specifies amount of scratch space	used b	y this threa	d, for Sta	teless bounds checking.		
4	31:0	Reserved						
		Project:			All			
		Format:			Ignore			
		Ignored						
5	31:0	Buffer Base Address						
		Project:	All					
		Format:						
		Specifies the surface address offset page [31:10] for A32 stateless messages.						
6-7	63:0							
		Project:			All	All		
		Format:			Ignore			
	Ignored							



Stateless Surface Message Header

	N	IH1_A32 - Stateless	Surface M	lessage Header		
Project:						
Source:		DataPort 1				
Size (in bits):	256				
Default Val	ue:	0x00000000, 0x00000000, 0x00 0x00000000, 0x00000000	000000, 0x00000	0000, 0x00000000, 0x00000000,		
DWord	Bit	Description				
0-4	159:0	Reserved				
		Format:		Ignore		
5	31:0	Buffer Base Address				
		Format:				
		Specifies the surface address offset page [31:10] for A32 stateless messages.				
6-7	63:0	Reserved				
		Format: Ignore				

Command Reference: Structures



Stateless Surface Pixel Mask Message Header

MH1_A32_PSM - Stateless Surface Pixel Mask Message Header

Project: **BDW**

Source: DataPort 1

Size (in bits): 256

Default Value:

0x00000000, 0x0000FFFF						
DWord	Bit	Description				
0-4	159:0	Reserved				
		Format: Ignore				
		Ignored				
5	31:0	Buffer Base Address				
		Format: MHC_A32_BBA				
		Specifies the surface address offset page [31:10] for A32 stateless messages.				
6	31:0	Reserved				
		Format:	Ignore			
		Ignored				
7	31:0	Pixel Sample Mask Format: MHC_PSM Specifies the 16-bit Pixel/Sample Mask used with SIMD16 and SIMD8 surfaces.				



Subset Atomic Integer Trinary Operation Message Descriptor Control Field

MDC_AOP3S - Subset Atomic Integer Trinary Operation Message							
Descriptor Control Field							
Project:		BDW					
Source:		PRM					
Size (in bits)):	4					
Default Valu	ıe:	0x0000	0000E				
DWord	Bit	Description					
0	3:0	Atomic Integer Operation Type					
		Project:		All			
		Format:		Enumeration			
		Specifies	the atomic integer trinary	operation to be performed			
		Value	Name	Description			
		0Eh AOP_CMPWR [Default		new_dst = (src0 == old_dst) ? src1 : old_dst			
		Others	Reserved	Ignored			
Programming Notes							
When Return Data Control is set, old_dst is returned.							

Command Reference: Structures



Subset Reversed SIMD Mode 2 Message Descriptor Control Field

MDC_SM2RS - Subset Reversed SIMD Mode 2 Message Descriptor Control Field

Project: BDW Source: PRM Size (in bits): 1

Default Value: 0x00000001

DWord	Bit	Description				
0	0	SIMD Mode				
		Project:		All		
		Format:		Enumeration		
		Specifies the SIMI	D mode of the mes	ssage (number of slots processed)		
		Value		Name	Description	
		0h	Reserved		Not used	
		01h	SIMD8 [Default]		SIMD8	



Subset SIMD Mode 2 Message Descriptor Control Field

MDC_SM2S - Subset SIMD Mode 2 Message Descriptor Control								
	Field							
Project:	Project: BDW							
Source:		PRM						
Size (in bits)):	1						
Default Valu	ıe:	0x00000000						
DWord	Bit		Description					
0	0	SIMD Mode						
		Project:		All				
		Format:		Enumeration				
		Specifies the SIMD mode of the message (number of slots processed)						
		Value	N	ame	Description			
		00h	SIMD8		SIMD8			
		01h	Reserved		Ignored			

Command Reference: Structures



Subset SIMD Mode 3 Message Descriptor Control Field

MDC_SM3S - Subset SIMD Mode 3 Message Descriptor Control Field

Project: BDW Source: PRM Size (in bits): 2

Default Value: 0x00000000

DWord	Bit	Description			
0	1:0	SIMD Mode			
		Project:		All	
		Format:		Enumeration	
		Specifies the SIMD mode of the message (number of slots processed)			
		Value	N	ame	Description
		00h	SIMD4x2		SIMD4x2
		01h	Reserved		Ignored
		02h	SIMD8		SIMD8
		03h	Reserved		Ignored



Subspan Render Target Message Header Control

MHC_RT_SUBSPAN - Subspan Render Target Message Header **Control** Project: **BDW** Source: PRM Size (in bits): 32 Default Value: 0x00000000 **DWord** Bit **Description** 0 31:16 Project: ΑII U16 Format: Y coordinate for upper-left pixel of this subspan 15:0 Project: ΑII U16 Format: X coordinate for upper-left pixel of this subspan

Command Reference: Structures



Surface Binding Table Index Message Descriptor Control Field

MDC_BTS - Surface Binding Table Index Message Descriptor Control Field

Project: BDW Source: PRM Size (in bits): 8

Default Value: 0x00000000

DWord	Bit	Description					
0	7:0	Binding Table In	Binding Table Index				
		Project:		A	All		
		Format:		Е	Enumeration		
		Specifies the Binding Table index for the message, which must be a Surface State Model.					
		Value	Name		Description		
		00h-0EFh	BTS	Inde	ex of Binding Table State Surfaces		
		F0h-0FBh	Reserved	Rese	erved for future use		
		0FCh Reserved Reserved for future use					
		Others	Others Reserved Ignored				



Surface or Stateless Binding Table Index Message Descriptor Control Field

	MDC_BTS_A32						
Project:		В	DW				
Source:	Source: PRM						
Size (in b	its):	8					
Default \	/alue	e: 0	x00000000				
DWord	Bit				Description		
0	7:0	Binding 1	able Index				
		Format:			Enumeration		
		Specifies	the surface for	the message,	either Surface State Model or Stateless.		
		Value	Name		Description		
		00h- 0EFh	BTS	Index of Binding Table State Surfaces			
		F0h- 0FBh	Reserved	Reserved for f	uture use		
		0FCh	Reserved	Reserved for f	uture use		
		0FFh	A32_A64	Specifies a A32 within a thread	2 or A64 Stateless access that is locally coherent (coherent d group)		
		0FDh	A32_A64_NC				
	Others Reserved Ignored						
	Restriction						
		When us (64B)	ing A32_A64_N	IC, SW must er	nsure that 2 threads do not both access the same cache line		



Surface Pixel Mask Message Header

MH1_BTS_PSM - Surface Pixel Mask Message Header

Project: BDW

Source: DataPort 1

Size (in bits): 256

0x00000000, 0x0000FFFF

DWord	Bit		Description		
0-6	223:0	Reserved			
		Format:		Ignore	
7	31:0	Pixel Sample Mask			
		Format:	MHC_PS	SM	
		Specifies the 16-bit Pixel/Sample Mask u	sed with	SIMD16 and SIMD8 surfaces.	



SW Generated BINDING_TABLE_STATE

	SW Generated BINDING_TABLE_STATE						
Project:		BDW					
Source:		PRM					
Size (in b	oits):	32					
Default \	/alue:	0x00000000					
DWord	Bit		Description				
0	31:5	Surface State Pointer					
		Format:	SurfaceStateOffset[31:5]				
		This 32-byte aligned add	ress points to a surface state bloc	k. This pointer is relative to the Surface			
		State Base Address					
			Programming Note	es			
		Bit 5 of this pointer must be zero (i.e. Surface State Pointer must be 64-byte aligned).					
	4:0	Reserved					
		Format:		MBZ			



SZ OM S0A SIMD8 Render Target Data Payload

MDP_RTW_	ZMA8 -	SZ OM SOA	SIMD8 Render Target Data Payload				
Project:	All						
Source:	PRM						
Size (in bits):	1792						
Default Value:	0x0000000	0, 0x00000000, 0x00	0000000, 0x00000000, 0x00000000, 0x00000000				
			0000000, 0x00000000, 0x00000000, 0x00000000				
			0000000, 0x00000000, 0x00000000, 0x00000000				
			0000000, 0x00000000, 0x00000000, 0x00000000				
			0000000, 0x00000000, 0x00000000, 0x00000000				
			0000000, 0x00000000, 0x00000000, 0x00000000				
			0000000, 0x00000000, 0x00000000, 0x00000000				
			0000000, 0x00000000, 0x00000000, 0x00000000				
		0, 0x0000000					
DWord	Bit		Description				
0.0-0.7	255:0	Source 0 Alpha	T.,,				
		Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Source	e O Alpha				
1.0-1.7	255:0	oMask	1				
		Format:	MDPR_OMASK				
			x. Upper half ignored.				
2.0-2.7	255:0	Red	1				
		Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Red					
3.0-3.7	255:0	Green	[
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Green					
4.0-4.7	255:0	Blue	Taran ayu ayuna				
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Blue					
5.0-5.7	255:0	Alpha	T				
		Project:	All				
		Format: MDP_DW_SIMD8					
		Slots [7:0] Alpha					
6.0-6.7	255:0	Source Depth	T				
		Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Source	e Depth				



SZ OM S0A SIMD16 Render Target Data Payload

		MDP_RT\	N_ZN	1A16
Source:	PRM	_		
Size (in bits):	3328			
Default Value:	0x00000000, 0	0x00000000, 0x00000 0x00000000, 0x00000	0000, 0x0	00000000, 0x00000000, 0x00000000, 0x00000000
DWord	0x00000000, 0	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		Description
0.0-1.7	511:0	Source 0 Alpha		2001-1911011
0.0 2.7	311.0	Format:	MI	DP_DW_SIMD16
		Slots [15:0] Source	e 0 Alpha	a
2.0-2.7	255:0	oMask	<u> </u>	
		Format:		MDPR_OMASK
		Slots [15:0] oMas	k	
3.0-4.7	511:0	Red Format: Slots [15:0] Red	MI	DP_DW_SIMD16
5.0-6.7	511:0	Green		
		Format: Slots [15:0] Greer		DP_DW_SIMD16
7.0-8.7	511:0	Blue		
		Format:	MI	DP_DW_SIMD16
		Slots [15:0] Blue		
9.0-10.7	511:0	Alpha	ı	
		Format:		DP_DW_SIMD16
		Slots [15:0] Alpha	1	



MDP_RTW_ZMA16					
11.0-12.7	511:0	Source Depth			
		Format: MDP_DW_SIMD16			
		Slots [15:0] Source Depth			



SZ OM SIMD8 Dual Source Render Target Data Payload

MDP_RTW_ZM8DS - SZ OM SIMD8 Dual Source Render Target Data Payload

Project: All
Source: PRM
Size (in bits): 2560

0x00000000. 0x00000000

	0x00000000, 0x0000000					
DWord	Bit			Description		
0.0-0.7	255:0	oMask				
		Project:		All		
		Format:		MDPR_OMASK		
		oMask for slots [7	:0] and [15:8	B]. Operation selects upper or lower half.		
1.0-1.7	255:0	Src0 Red				
		Project:	А	.II		
		Format:	N	IDP_DW_SIMD8		
		Slots[7:0] or [15:8] of Src0 Red				
2.0-2.7	255:0	Src0 Green				
		Project:	А	JI		
		Format: MDP_DW_SIMD8		IDP_DW_SIMD8		
		Slots[7:0] or [15:8] of Src0 Green				
3.0-3.7	255:0	Src0 Blue				
		Project:		JI		
		Format:	M	IDP_DW_SIMD8		
		Slots[7:0] or [15:8] of Src0 Blue				
4.0-4.7	255:0	Src0 Alpha				
		Project:	А	JI		
		Format:	nat: MDP_DW_SIMD8			
		Slots[7:0] or [15:8]	Slots[7:0] or [15:8] of Src0 Alpha			
5.0-5.7	255:0	Src1 Red				



MDP_	MDP_RTW_ZM8DS - SZ OM SIMD8 Dual Source Render Target Data Payload					
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots[7:0] or [15:8] of Src.	L Red			
6.0-6.7	255:0	Src1 Green				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots[7:0] or [15:8] of Src1 Green				
7.0-7.7	255:0	Src1 Blue				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots[7:0] or [15:8] of Src1 Blue				
8.0-8.7	255:0	Src1 Alpha				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots[7:0] or [15:8] of Src2	L Alpha			
9.0-9.7	255:0	Source Depth				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] or [15:8] of Source Depth				



SZ OM SIMD8 Render Target Data Payload

MDP_RT	W_ZM8	- SZ OM SIN	MD8 F	Render Target Data Payload			
Project:	All						
Source:	PRM						
Size (in bits):	1536						
Default Value:	0x0000000 0x0000000 0x0000000 0x0000000 0x000000	000, 0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit			Description			
0.0-0.7	255:0	oMask					
		Project:		All			
		Format:		MDPR_OMASK			
		Slots [7:0] oMask	. Upper h	alf ignored.			
1.0-1.7	255:0	Red					
		Project:	A	All			
		Format:	N	MDP_DW_SIMD8			
		Slots [7:0] Red					
2.0-2.7	255:0	Green					
		Project:	A	All			
		Format:	ľ	MDP_DW_SIMD8			
		Slots [7:0] Green					
3.0-3.7	255:0	Blue	Blue				
		Project:	A	All			
		Format:	ľ	MDP_DW_SIMD8			
		Slots [7:0] Blue					
4.0-4.7	255:0	Alpha					
		Project:	A	All			
		Format:	N	MDP_DW_SIMD8			
Slots [7:0] Alpha							
5.0-5.7	255:0	Source Depth					
		Project:	A	All			
		Format:	ľ	MDP_DW_SIMD8			
		Slots [7:0] Source Depth					



SZ OM SIMD16 Render Target Data Payload

MDP_RTW	ZM16 - SZ	OM SIMD16 R	ender Target Data Payload			
Project:	All					
Source:	PRM					
Size (in bits):	2816					
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit	000000, 0x000000000, 0x0	Description			
0.0-0.7	255:0	oMask				
		Project:	All			
		Format:	MDPR_OMASK			
		Slots [15:0] oMask				
1.0-1.7	255:0	Red[7:0]				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Red				
2.0-2.7	255:0	Red[15:8]				
		Project:	All			
		Format: MDP_DW_SIMD8				
		Slots [15:8] Red				
3.0-3.7	255:0	Green[7:0]				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Green				
4.0-4.7	255:0	Green[15:7]				
		Project:	All			
		Format:	MDP_DW_SIMD8			
			Slots [15:8] Green			



MDP_RTW_2	ZM16 - SZ	OM SIMD1	.6 Render Target Data Payload		
5.0-5.7	255:0	Blue[7:0]	Blue[7:0]		
			All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Blue			
6.0-6.7	255:0	Blue[15:8]			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [15:8] Blue			
7.0-7.7	255:0	Alpha[7:0]			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Alpha			
8.0-8.7	255:0	Alpha[15:8]			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [15:8] Alph	a		
9.0-9.7	255:0	Source Depth[7	0]		
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Source	e Depth		
10.0-10.7	255:0	Source Depth[1	5:8]		
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [15:8] Sour	ce Depth		



SZ SOA SIMD8 Render Target Data Payload

MDP_RTW	/_ZA8 - SZ	SOA SIMD8 R	Render Target Data Payload			
Project:	All					
Source:	PRM					
Size (in bits):	1536					
Default Value:	0x00000000, 0x00 0x00000000, 0x00 0x00000000, 0x00 0x00000000, 0x00 0x00000000, 0x00	0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit		Description			
0.0-0.7	255:0	Source 0 Alpha				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Source 0 A	lpha			
1.0-1.7	255:0	Red				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Red				
2.0-2.7	255:0	Green				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Green				
3.0-3.7	255:0	Blue				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Blue				
4.0-4.7	255:0	Alpha				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Alpha				
5.0-5.7	255:0	Source Depth				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Source Depth				



SZ S0A SIMD16 Render Target Data Payload

MDP_RTW_	ZA16 - SZ 9	SOA SIMD16 R	ender Target Data Payload				
Project:	All						
Source:	PRM						
Size (in bits):	3072						
	0x00000000, 0x00000000, 0x00000000, 0x00000000						
DWord	Bit		00000000, 0x00000000, 0x000000000 Description				
0.0-0.7	255:0	Source 0 Alpha[7:0]	Description				
0.0-0.7	233.0	Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Source 0 Alpha					
1.0-1.7	255:0	Source 0 Alpha[15:8]					
1.0 1.7	233.0	Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [15:8] Source 0 A					
2.0-2.7	255:0	Red[7:0]					
		Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Red					
3.0-3.7	255:0	Red[15:8]					
		Project: All					
		Format: MDP_DW_SIMD8					
		Slots [15:8] Red					
4.0-4.7	255:0	Green[7:0]					
		Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Green					



MDP_RTW_Z	ZA16 - SZ	SOA SIMD16	6 Render Target Data Payload		
5.0-5.7	255:0	Green[15:8]			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [15:8] Green			
6.0-6.7	255:0	Blue[7:0]			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Blue			
7.0-7.7	255:0	Blue[15:7]			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [15:8] Blue			
8.0-8.7	255:0	Alpha[7:0]			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Alpha			
9.0-9.7	255:0	Alpha[15:8]			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [15:8] Alpha			
10.0-10.7	255:0	Source Depth[7:0]		
			All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Source	Depth		
11.0-11.7	255:0	Source Depth[15:	8]		
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [15:8] Source	e Depth		



SZ SIMD8 Dual Source Render Target Data Payload

		Pay	load		
Project:	All				
Source:	PRM				
Size (in bits):	2304				
Default Value:	0x0000000, 0x00000000, 0x00000000, 0x00000000				
			0000, 0x00000000, 0x00000000, 0x00000000		
			0000, 0x00000000, 0x00000000, 0x00000000		
			0000, 0x00000000, 0x00000000, 0x00000000		
			0000, 0x00000000, 0x00000000, 0x00000000		
			0000, 0x00000000, 0x00000000, 0x00000000		
			0000, 0x00000000, 0x00000000, 0x00000000		
			0000, 0x00000000, 0x00000000, 0x00000000		
	0x00000000), 0x00000000, 0x00000	0000, 0x00000000, 0x00000000, 0x00000000		
		•	0000, 0x00000000, 0x00000000, 0x00000000		
	0x00000000), 0x00000000, 0x0000	0000, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit		Description		
0.0-0.7	255:0	Src0 Red			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] o	of Src0 Red		
1.0-1.7	255:0	Src0 Green			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of Src0 Green			
2.0-2.7	255:0	Src0 Blue			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] o	of Src0 Blue		
3.0-3.7	255:0	Src0 Alpha			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of Src0 Alpha			
4.0-4.7	255:0	Src1 Red			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] o	of Src1 Red		



		Pa	ayload	
5.0-5.7	255:0	Src1 Green		
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots[7:0] or [15:	8] of Src1 Green	
6.0-6.7	255:0	Src1 Blue		
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots[7:0] or [15:	8] of Src1 Blue	
7.0-7.7	255:0	Src1 Alpha		
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots[7:0] or [15:	8] of Src1 Alpha	
8.0-8.7	255:0	Source Depth		
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots [7:0] or [15	:8] of Source Depth	



SZ SIMD8 Render Target Data Payload

MDP_R	TW_Z8 - S	Z SIMD8 Rend	er Target Data Payload			
Project:	All					
Source:	PRM					
Size (in bits):	1280					
	0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit		Description			
0.0-0.7	255:0	Red				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Red				
1.0-1.7	255:0	Green				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Green				
2.0-2.7	255:0	Blue				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Blue				
3.0-3.7	255:0	Alpha				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Alpha				
4.0-4.7	255:0	Source Depth				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Source Dept	h			



SZ SIMD16 Render Target Data Payload

MDP_	RTW_Z16 - :	SZ SIMD16 I	Render Target Data Payload
Project:	All		
Source:	PRM		
Size (in bits):	2560		
Default Value:	0x00000000, 0x0	00000000, 0x000000 00000000, 0x000000 00000000, 0x000000 00000000, 0x000000 00000000, 0x000000 00000000, 0x000000 00000000, 0x000000 00000000, 0x000000 00000000, 0x000000 00000000, 0x000000	00, 0x00000000, 0x00000000, 0x00000000, 0x00000000
DWord	0x00000000, 0x0	00000000	Description
0.0-0.7	255:0	Red[7:0]	Description
0.0-0.7	255.0	Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Red	
1.0-1.7	255:0	Red[15:8]	
2.0 2.7		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Red	
2.0-2.7	255:0	Green[7:0]	
2.0 2.7		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Green	
3.0-3.7	255:0	Green[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Green	
4.0-4.7	255:0	Blue[7:0]	
		Format:	MDP_DW_SIMD8
		Slots [7:0] Blue	
5.0-5.7	255:0	Blue[15:8]	
		Format:	MDP_DW_SIMD8
		Format.	MDI _DW_SIMDO



MDP_RT	MDP_RTW_Z16 - SZ SIMD16 Render Target Data Payload					
6.0-6.7	255:0	Alpha[7:0]				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Alpha				
7.0-7.7	255:0	Alpha[15:8]				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [15:8] Alph	a			
8.0-8.7	255:0	Source Depth[7:0]				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Source Depth				
9.0-9.7	255:0	Source Depth[15:8]				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [15:8] Sour	ce Depth			



Thread Spawn Message Descriptor

			Thread Sp	aw	n Message Desc	riptor		
Project:		Д	.II					
Source:		RenderCS						
Size (in b	oits):	3	2					
Default \	/alue:	0	x00000000					
DWord	Bit				Description			
0	31:20	Reserv	ed					
		Forma	t:		N	1BZ		
	19	Header	Present					
		Forma	t:		N	1BZ		
					Due announce de la Martine			
		This bi	+ MD7 for all Thread	Chau	Programming Notes			
			t MBZ for all Thread :	Spaw	ner messages.			
	18:5	Reserve				10.7		
		Forma			IV	1BZ		
	4	Resource Select This field specifies the resource associated with the action taken by the Opcode.						
		Value	alue Name Description Exists If					
		0	Spawn Child	Spa	wn a Child Thread	[Opcode] == 'Spawn Thread'		
		1	Spawn Root	Spa	wn a Root Thread	[Opcode] == 'Spawn Thread'		
		0	Dereference Resource	The	URB Handle is Dereference	ed [Opcode] == 'Dereference Resource'		
		1	Keep Resource		URBHhandle is NOT eferenced	[Opcode] == 'Dereference Resource'		
	3:2	Reserved						
		Format: MBZ						
	1	Requester Type This field indicates whether the requesting thread is a root thread or a child thread. If it is a root thread, when Opcode is 0, FF managed resources are dereferenced. If it is a child thread and Opcode is 0, no resource is dereferenced; no action is required by the TS.						
			Value			Name		
		0			Root Thread			
		1			Child Thread			



Thread Spawn Message Descriptor

0 Opcode

Indicates the operation performed by the message. A root thread must terminate with a message to TS (Opcode == 0 and EOT == 1). A child thread should also terminate with such a message. A thread cannot terminate with an Opcode of "spawn thread".

Value	Name	Description
0	Dereference Resource	also used for end of thread
1	Spawn Thread	



TileW SIMD8 Data Control Dword

MDCD_TILEW - TileW SIMD8 Data Control Dword					
Project:		BDW			
Source:		PRM			
Size (in bits):		32			
Default Value	2:	0x00000000			
DWord	Bit	Description			
0	31:8	Reserved			
		Project:	All		
		Format:	Ignore		
		Ignored	·		
	7:0	Red			
		Project:		All	
		Format:	U8		
Specifies the value of the red channel to be read or written.					



TileW SIMD8 Data Payload

M	DP_TIL	EW_SIMD8 -	TileW SIMD8 Data Payload			
Project:	BDW		_			
Source:	PRM					
Size (in bits):	256					
Default Value:	0x00000	000, 0x00000000, 0x00000000, 0x00000000, 0x00000000				
	0x00000	0000, 0x00000000				
DWord	Bit		Description			
0.0	31:0	Red Slot0				
		Project:	All			
		Format:	MDCD_TileW			
		Specifies the Slot	O red channel data			
0.1	31:0	Red Slot1				
		Project:	All			
		Format:	MDCD_TileW			
		Specifies the Slot	1 red channel data			
0.2	31:0	Red Slot2				
		Project:	All			
		Format:	MDCD_TileW			
		Specifies the Slot 2 red channel data				
0.3	31:0	Red Slot3				
		Project:	All			
		Format:	MDCD_TileW			
		Specifies the Slot	3 red channel data			
0.4	31:0	Red Slot4				
		Project:	All			
		Format:	MDCD_TileW			
		Specifies the Slot	4 red channel data			
0.5	31:0	Red Slot5				
		Project:	All			
		Format:	MDCD_TileW			
		Specifies the Slot	5 red channel data			
0.6	31:0	Red Slot6				
		Project:	All			
		Format:	MDCD_TileW			
		Specifies the Slot	6 red channel data			
0.7	31:0	Red Slot7				
		Project:	All			
		Format:	MDCD_TileW			
		Specifies the Slot	7 red channel data			



Transpose Message Header

		MH_T - Transpose	Messa	ge He	ader		
Project: BDW							
Source:		DataPort 1	DataPort 1				
Size (in bit	s):	256					
Default Va	lue:	0x00000000, 0x00000000, 0x0000000 0x00000000, 0x00000000	000, 0x0000	0000, 0x00	000000, 0x00000000,		
DWord	Bit		Descript	ion			
0	31:0	X Offset					
		Project:			All		
		Format:			S31		
		X offset (in bytes) of the upper left co	rner of the	block into	ne surface.		
		Pr	ogrammin	g Notes			
		This field must be a multiple of the Blo	ock Width i	n bytes. M	ust be DWORD aligned.		
1	31:0	Y Offset					
		Project:			All		
		Format:		S31			
		Y offset (in rows) of the upper left corner of the block into the surface.					
		Pr	ogrammin	g Notes			
		This field must be a multiple of the Blo	ock Height.				
2	31:0	Block Dimensions	1				
		Project:	All				
		Format:	MHC_BDIN	М			
		The height and width of the block to t	ranspose.				
3-7	159:0	Reserved					
		Project:		All			
		Format:		Ignore			
		Ignored					



Untyped Write Channel Mask Message Descriptor Control Field

MDC_UW_CMASK - Untyped Write Channel Mask Message **Descriptor Control Field**

Project: BDW Source: PRM Size (in bits): 4

Default Value: 0x00000000									
DWord	Bit			Description					
0	3:0	Mask							
		Project:		All					
		Format:		Enumeration					
		<i>,</i> ,	For untyped surface write messages, indicates which channels are included in the message payload and written to the surface.						
		Value	Name	Description					
		00h	RGBA [Default]	Red, Green, Blue, and Alpha are included					
		08h	RGB	Red, Green, and Blue are included					
		0Ch	h RG Red and Green are included						
		0Eh	h Red is included						
		Others	Reserved	Ignored					



Upper Oword Block Data Payload

MDP_OW1U - Upper Oword Block Data Payload					
Project:	BDW				
Source:	PRM				
Size (in bits):	256				
Default Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000					
DWord	Bit	Description			
0.0-0.3	127:0	Reserved			
		Project:	All		
		Format:	Igr	nore	
		Ignored	·		
0.4-0.7	127:0	Oword			
		Project:		All	
		Format:		U128	
		Specifies the upper Ow	ord data element		



VC1

VC1						
Project:						
Source:		VideoCS				
Size (in bits	5):	16				
Default Val	ue:	0x00000000				
DWord	Bit	Description				
0	15:8	Reserved				
		Format:	MBZ			
	7	Syncmarker Error This flag indicates missing sync marker SEs coded in the bit-stream.				
	6	Mbmode SE Error This flag indicates inconsistent Macroblock SEs coded in the bit-stream.				
	5	Transformtype SE Error This flag indicates inconsistent transform type SEs coded in the bit-stream.				
	4	Coefficient Error This flag indicates inconsistent Coefficient SEs coded in the bit-stream.				
	3	Motion Vector SE Error This flag indicates inconsistent Motion Vector SEs coded in the bit-stream.				
	2	Coded Block Pattern CY SE Error This flag indicates inconsistent CBPCY SEs coded in the bit-stream.				
	1	Mquant Error This flag indicates inconsistent MQUANT SEs coded in the bit-stream.				
	0	MB Concealment Flag . Each pulse from this flag indicates one MB is concealed	by hardware.			



VCS Hardware-Detected Error Bit Definitions

		VCS Har	dware-Det	tected Error Bi	t Definitions	
Project:		BDW				
Source:		VideoCS				
Size (in b	oits):	16				
Default Value: 0x00000000						
DWord	Bit	Description				
0	15:3	Reserved				
		Format:			MBZ	
	2	Command Privile	ege Violation Err	or		
		Project:		В	BDW	
				ed as privileged is parse OOP and parsing will co	ed in a non-privileged batch buffer. The ntinue.	
	1	Reserved				
		Format:			MBZ	
	 Instruction Error This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction Instruction errors include: Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported). Defeatured MI Instruction Opcodes: 					
	Value Name Description					
		1 Instruction Error detected				
				Programming Note	es	
		This error indicat	ions cannot be cle	eared except by reset (i.e	e., it is a fatal error).	



VEBOX_CAPTURE_PIPE_STATE

		VEBOX_CAPTU	JRE_PIPE_STA	TE					
Project:		BDW							
Source:		VideoEnhancementCS							
Size (in b	oits):	96							
Default \	/alue:	0x0F12644B, 0xA064AF0A, 0xE6Fl	D4000						
This cor	nmand	contains variables for controlling Demo	saic and the White Bala	ance Sta	atistics.				
DWord	Bit	Description							
0	31:30	Reserved							
		Project:	BDW	/					
		Format:	MBZ	<u>-</u>					
	29:24	Good Pixel Threshold							
		Format:		U	5				
		The difference threshold between adja	cent pixels for a pixel to	o be co	nsidere	d "good".			
		Value		Nan	ne				
		Fh [Default]							
	23	Reserved							
		Format: MBZ							
	22:20	Shift Min Cost							
		Default Value:		1h					
		Format:			U3				
		The amount to shift the H2/V2 versions of min_cost.							
	19:16	Scale For Average Min Cost		1					
		Default Value: 2h							
		Project:				BDW			
		Format:							
		The amount to scale the min_cost difference during the Avg interpolation decision							
	15:8	Average Color Threshold							
		Format:		U		., ,			
		The threshold between two colors in a Value	pixel for the Avg interp			considered.			
			[Defenda]	Nan	ne				
	- 0	64h	[Default]						
	7:0	Average Min Cost Threshold			401	_			
		Default Value:			4Bł				
		Format:	U8						
1	21.20	The threshold for the H and V Min_cos	t beyond which the Avo	y interp	olation	wiii be used.			
1	31.28	Scale For Min Cost Default Value:				Ah			
			rence during the confid	dence c	heck	All			
		The amount to scale the min_cost difference during the confidence check.							



			VEBOX_C	APTURE_PIPE_S	TATE			
	27:24	Reserved						
		Project:		BDW				
		Format: MBZ						
	23:16	Bad Color Threshold 1						
		Default Value	e:			64	h	
		Format:				U8	3	
		Color value t	hreshold used dur	ing the bad pixel check.				
	15:8	Bad Color Threshold 2						
		Default Value	e:			AFI	h	
		Format:				U8		
		Color value t	hreshold used dur	ing the bad pixel check.				
	7:4	Reserved						
		Format:			MBZ			
	3:0	Bad Color Th	reshold 3				·	
		Default Value		Ah				
		Format:				U4		
		Color value t	hreshold used dur	ing the bad pixel check.				
2	31:24	Y Bright Value						
		Default Value				E 6		
		•	•	entile in the Y histogram.				
		•	_	er of the calculated Ybrigl e considered a white poin		Ytn	iresnoid value, which	
			m r required to b	Programming Not				
		"0000" is app	pended to the LSB	s before comparing with				
	23:16	Y Outlier Value						
		Default Value				FDł	ı	
		The outlier th	nreshold percentile	e in the Y histogram. Any	pixel with Y value above this either			
		clipped or an outlier in the image. These points will not be included in the white						
		calculation.						
		11000011 ;	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Programming Not				
				s before comparing with	7.			
	15:8	UV Threshold		n threshold of the vetic b	otwoon \/ to \	/ 60	un hava ta ha	
		considered a		n threshold of the ratio b	etween U+V to 1	y ca	in have to be	
		Value	Name		Description			
		[255,0]		Encode a value from 255				
		64	[Default]	0.25 * 255 = 64	,			
	7:0	Reserved						
		Project:			BDW			
		Format:			MBZ			



VEBOX_Ch_Dir_Filter_Coefficient

VEBOX_Ch_Dir_Filter_Coefficient

Project: All Source: PRM Size (in bits): 64

Size (in bits): Default Value:	64 0x00000000, 0x	0000000			
DWord	Bit		Description		
01	63:56	Filter Coefficient[7]			
		Format:	S1.6 2's Complement		
		Range: [-2, +2)		
	55:48	Filter Coeffici	ent[6]		
		Format:	S1.6 2's Complement		
		Range: [-2, +2	()		
	47:40	Filter Coeffici	Filter Coefficient[5]		
		Format:	S1.6 2's Complement		
		Range: [-2, +2)			
	39:32	Filter Coefficient[4]			
		Format:	S1.6 2's Complement		
		Range: [-2, +2)			
	31:24	Filter Coefficient[3]			
		Format:	S1.6 2's Complement		
		Range: [-2, +2)			
	23:16	Filter Coeffici	ent[2]		
		Format:	S1.6 2's Complement		
		Range: [-2, +2)		
	15:8	Filter Coeffici	ent[1]		
		Format:	S1.6 2's Complement		
		Range: [-2, +2)			
	7:0	Filter Coeffici			
		Format:	S1.6 2's Complement		
		Range: [-2, +2)			



VEBOX_DNDI_STATE

VEBOX_DNDI_STATE

Project: BDW

Source: VideoEnhancementCS

Size (in bits): 320

Default Value: 0x00000800, 0x000000000, 0x04950100, 0x407D0000, 0x000000000, 0x000000000,

0x00000000, 0x105064A5, 0x00000000, 0x00000000

This state table is used by the *Denoise and Deinterlacer Functions*. When DN is used in 12-bit mode with the Capture Pipe all the DN pixel thresholds **(temporal_diff_th, temp_diff_low, good_neighbor_th)** are compared with the 8 MSBs of the 12-bit pixels.

•	•	the DN pixel thresholds (temporal_diff_th, tem of the 12-bit pixels.	ір_аітт_іс	ow, good_neignbol	r_ tn) are compared			
DWord	Bit	Desc	ription					
0	31:24	Denoise STAD Threshold						
		Format:		U8				
		Threshold for denoise sum of temporal absolu	te differe	ences.				
	23:16	Denoise Maximum History						
		Format:		U8				
		Maximum allowed value for denoise history.			1			
		Value		Na	ime			
		[128,240]						
	15:12	Reserved						
		Format:		MBZ				
	11:8	Denoise History increase						
		Default Value:			8h			
		Format:			U4			
		Amount that denoise_history is increased MAX:15						
	7:0	Denoise ASD Threshold						
		Format: U8						
		Threshold for denoise absolute sum of differences.						
		Value		Name				
		[0,63]						
1	31:30	Reserved		_				
		Format:		MBZ				
	29:24	Temporal Difference Threshold						
		Format:		U6				
		Programming Notes						
		Temporal Difference Threshold minus Low						
		larger than 0 and less than or equal to 16, exce	ept wher	both thresholds ar	e set to 0.			
	23:22	Reserved						
		Format:		MBZ				



			VFBO	X DNE	oi s	STATE				
	21:16	Low Tempo	ral Difference Th			<u> </u>				
	21.10	Format:	rai Birrerence III	· cs.ioia			U	16		
				Prog	ıramı	ming Note	es			
		· ·	Difference Thresh			-				
			larger than 0 and less than or equal to 16, except when both thresholds are set to 0.							
	15:13	STMM C2					1		1	
		Format:		.			U	3		
		Value	sor in STMM equa	tion.			Descript	tion		
		[0,7]	Name	Popros	ontir	ng values [-	uon		
	12.0				sentii	ig values [1,0]			
	12:8	Format:	oving Pixel Thresh	noid			U	IE		
			or number of mov	ina nixels ta	n dec	lare a bloc				
		Thi estiola is	Value	dec	lare a brock	K to be me	Name			
		[0,16]								
	7:0	Denoise Threshold for Sum of Complexity Measure								
	7.0	Format:		- Compiex	y		U	18		
2	31:30	Reserved								
		Format:					MBZ			
	29:24	24 Good Neighbor Threshold								
		Format: U6								
		Difference from current pixel for neighboring pixels to be considered a good neighbor. MAX:63								
		Value	Name				Descriptio	n		
		4	[Default]	Depending	g on (GNE of pre	vious fram	ie		
	23:20	Content Ad	aptive Threshold	Slope						
		Format:					U	4		
			the slope of the C	ontent Ada	ptive	Threshold	. +1 added	d intern	ally to get	
		CAT_slope.	Nar		ı		D			
		Value		ne	C A 7	Γ alamaal		cription		
	1016	9	[Default]		CA	Γ_slope val	ue = 10			
	19:16	SAD Tight T							5	
		Format:	ue.						U4	
	15.14	L	/ T b						04	
	15:14	Smooth MV	Inresnoia				111	12		
		Format: U2								
	13:12	Reserved								



			VEBOX_DN	NDI_S	STATE					
	11:8	Block No	oise Estimate Edge Threshold							
		Default \	Value:				1			
		Format:				U4				
		Threshold for detecting an edge in block noise estimate. MAX:15								
	7:0	Block No	oise Estimate Noise Threshol	d						
		Format:			U8					
		Thresho	ld for noise maximum/minimu	m.						
			Value		Naı	ne				
		[0,31]								
3	31	STMM B	lending Constant Select							
		Format:			U1					
		24.1								
		Value			Name		1 .1			
		0	Use the blending constant for							
		1	Use the blending constant for			_mc	d_th			
	30:24	_	constant across time for lar		1					
		Default \	Value:				64			
		Format: U7								
	23:16	_	constant across time for sm	nall valu	ues of STMM					
		Default \	Value:			12	25			
		Format:				U8	3			
	15:14	Reserved	d: MBZ							
	13:8	Multiplie	er for VECM				1			
		Format:			U6					
		Determi	nes the strength of the vertical	edge c	omplexity measure.					
	7:0	Maximu	m STMM							
		Format:			U8					
_			allowed STMM in blending equ	uations						
4	31:24		n STMM		110					
		Format:	allowed CTMANA in Internaling to		U8					
	22.22		allowed STMM in blending ed	quations	j					
	23:22	Format:	hift Down		U2					
			to shift STMM down (quantize	to few						
		Amount	Value	to icv	Name					
		0	74140	Shift by						
		1		Shift by						
		2		Shift by						
		3								
3 Reserved										



		VEBO	X_DNDI_S	STATE				
	21:20	STMM Shift Up						
		Format:	U2					
		Amount to shift STMM up (se	t range).					
		Value		Name				
		0	Shift by	6				
		1	Shift by	7				
		2	Shift by	8				
		3	Reserve	ed .				
	19:16	STMM Output Shift						
		Format:		U4				
		Amount to shift output of STN	MM blend equati	on				
		Value		Name				
		[0, 16]						
		Programming Notes						
		The value of this field must satisfy the following equation: stmm_max - stmm_min = 2 ^						
		stmm_output_shift						
	15:8	SDI Threshold						
		Format:	U8					
		Threshold for angle detection in SDI algorithm.						
	7:0	SDI Delta		Luo				
		Format:	U8					
5	21.24	Delta value for angle detection in SDI algorithm. SDI Fallback Mode 1 T1 Constant						
5	31:24	Format:	U8					
	22.16	SDI Fallback Mode 1 T2 Cons	rtant	00				
	23.10	Format:	Stant	U8				
	15:8	SDI Fallback Mode 2 Constant (Angle2x1)						
		Format:	(* g .e,	U8				
	7:0	FMD Temporal Difference Th	hreshold					
		Format:		U8				
6	31:24	FMD #1 Vertical Difference 1	Threshold					
		Format:		U8				
	23:16	FMD #2 Vertical Difference 1	Threshold					
		Format:		U8				
	15:14	CAT Threshold						
		Default Value:		0				
		Format:		U2				



				VEBOX_DNDI_STA	TE				
	13:8	FMD Tea	r Thr	eshold					
		Format:			U6				
	7	MCDI Enable							
		Use Moti	on Co	mpensated Deinterlace algorithm.					
				Programming	Notes				
		This bit is Ignored if DI Enable is off.							
	6	Progress	ive D						
		Format:			nable				
				the denoise algorithm should assume xels. DI Enable must be disabled whei		en filtering			
		Value	ling pi	Nai					
		0	DN a	ssumes interlaced video and filters alt					
		1		ssumes progressive video and filters n	_	other			
	5:4	Reserved		sources progressive video and inters	Teignizering intes tegt				
	J. 4	Format:	<u> </u>		MBZ				
	3	DN/DI Top First							
	3	Format: Enable							
			s the to	op field is first in sequence, otherwise					
		Valu			Name				
		0		Bottom field occurs first in sequence	9				
		1		Top field occurs first in sequence					
	2:0	Reserved							
		Format:			MBZ				
7	31:29	Reserved	d		•				
		Format:			MBZ				
	28:23	Initial De	enoise	History					
		Default \	Value:			32			
		Format:				U6			
				r Denoise history for both Luma and C	Chroma.				
		(Dnmh_l	nistory	'_init * 4) <= (Dnmh_history_max)					
	22:19			l Threshold					
		Default \	Value:			10			
		Format:				U4			
	18	Reserved	b						
		Format:			MBZ				



			VEBOX_DNDI_STATE					
	17:16	Progress	sive Cadence Reconstruction For 2nd Field Of Prev	ious Frame				
		Format:	U2					
		Value	Name	D	escription			
		0	Deinterlace C. L.	1.0.11.0				
		1	Put together with previous field in sequence		previous frame			
		2	Put together with next field in sequence	1st field of	current frame			
	15:10	MC Pixe Default	l Consistency Threshold		25			
		Format:	value.		U6			
	0.0	1	in Colons Broadward of the 1st Field of Comm	- 4 F	06			
	9:8	Format:	sive Cadence Reconstruction for 1st Field of Curre	U2				
		T Office.		02				
		Value	Name	De	escription			
		0	Deinterlace					
		1			previous frame			
		2	Put together with next field in sequence	2nd field of	current frame			
	7:4	SAD THB						
		Default		10				
		Format:	U4					
	3:0	SAD THA						
		Default Value:			5			
		Format:		U4				
8	31:24	Reserve	T					
		Format:	MBZ	<u>7</u>				
	23:16	Chroma	Denoise STAD Threshold					
		Format:		U8				
		Thresho						
	15:13	Reserve						
		Format:		<u>7</u>				
	12		Denoise Enable					
		Value	Name					
		1	The U and V chroma channels will be denoise filtered					
		0	The U and V channels will be passed to the next stag	e atter DN ur	nchanged.			



		VEBOX_DNDI_S	STATE				
	11:6	Chroma Temporal Difference Threshold					
		Format:	U6				
		_					
			ming Notes				
		0<[Chroma Temporal Difference Threshold	-				
		Threshold] «16 (Larger than 0 and less than or	r equal to 16)				
	5:0	Chroma Low Temporal Difference Threshold	ı				
		Format:	U6				
		Programming Notes					
		0<[Chroma Temporal Difference Threshold - Chroma Low Temporal Difference Threshold] «16 (Larger than 0 and less than or equal to 16)					
			r equal to 16)				
9	31:12	Reserved					
		Format:	MBZ				
	11:8	Hot Pixel Count					
		Format:	U4				
			than HotPixThr before a pixel is considered hot.				
		Value	Name				
		[0,8]					
		Program	ming Notes				
		O will cause all pixels to be considered hot and will perform a median filter on the entire					
		image.	will perform a median litter on the entire				
	7:0	Hot Pixel Threshold					
		Format:	U8				
		Threshold for a difference from the value of a compare.	neighboring pixel. Is shifted up to 12-bits before				



VEBOX_Filter_Coefficient

	VEBOX_Filter_Coefficient									
Project:	All									
Source:	PRM									
Size (in bits):	8									
Default Value:	0x0000	0000								
DWord	Bit			Description						
0	7:0	2's Compleme	nt Filter	Coefficient						
		Format:		S1.6 2's Complement						
		Range: [-2, +2])							



VEBOX_FORWARD_GAMMA_CORRECTION_STATE

VEBOX_FORWARD_GAMMA_CORRECTION_STATE

Project: BDW

Source: VideoEnhancementCS

Size (in bits): 384

Default Value: 0x4F371E00, 0xA28D7A65, 0xEDDBC8B5, 0x21140A03, 0x755C4331, 0x00D7B493,

0x0048001A, 0x0097006B, 0x00F300C3, 0x01510131, 0x01BD0194, 0x022B01F2

DWord	Bit		Description	
0	31:24	PWL_Fwd_Gamma_Point 3	•	
J	0 2.2 1	Default Value:		79
		Format:		U8
	23:16	PWL_Fwd_Gamma_Point 2		·
		Default Value:		55
		Format:		U8
	15:8	PWL_Fwd_Gamma_Point 1		
		Default Value:		30
		Format:		U8
	7:1	Reserved		
		Format:	MBZ	
	0	Forward Gamma Correction	on Enable	
		Format:	Enable	
			Dua uma umin u Natas	
		Demosaic must also be en	Programming Notes	
1	24.04			
1	31:24	PWL_Fwd_Gamma_Point 7 Default Value:		162
		Format:		U8
	22.16	L		08
	23:16	PWL_Fwd_Gamma_Point 6 Default Value:	<u> </u>	141
				U8
	45.0	Format:		108
	15:8	PWL_Fwd_Gamma_Point 5		122
		Default Value:		122
		Format:		U8
	7:0	PWL_Fwd_Gamma_Point 4		1.04
		Default Value:		101
		Format:		U8



2	31:24	PWL_Fwd_Gamma_Point 11		
		Default Value:	23	37
		Format:	U	8
	23:16	PWL_Fwd_Gamma_Point 10	•	
		Default Value:	21	L9
		Format:	U	8
	15:8	PWL_Fwd_Gamma_Point 9		
		Default Value:	20	00
		Format:	U	8
	7:0	PWL_Fwd_Gamma_Point 8		
		Default Value:	18	31
		Format:	U	8
3	31:24	PWL_Fwd_Gamma_Bias_4		
		Default Value:		33
		Format:		U8
	23:16	PWL_Fwd_Gamma_Bias_3		
		Default Value:		20
		Format:		U8
	15:8	PWL_Fwd_Gamma_Bias_2		
		Default Value:		10
		Format:		U8
	7:0	PWL_Fwd_Gamma_Bias_1		
		Default Value:		3
		Format:		U8
4	31:24	PWL_Fwd_Gamma_Bias_8		
		Default Value:	11	L7
		Format:	U	8
	23:16	PWL_Fwd_Gamma_Bias_7		1
		Default Value:		92
		Format:		U8
	15:8	PWL_Fwd_Gamma_Bias_6		
		Default Value:		67
		Format:		U8
	7:0	PWL_Fwd_Gamma_Bias_5		
		Default Value:		49



5	31:24	Reserved			
		Format:		MBZ	
	23:16	PWL_Fwd_Gamma_Bias_11		•	
		Default Value:			215
		Format:			U8
	15:8	PWL_Fwd_Gamma_Bias_10			
		Default Value:			180
		Format:			U8
	7:0	PWL_Fwd_Gamma_Bias_9			
		Default Value:			147
		Format:			U8
6	31:28	Reserved			
		Format:		MBZ	
	27:16	PWL_Fwd_Gamma_Slope_1			
		Default Value: 048h 72/256			
		Format: U4.8			
	15:12	Reserved			
		Format:		MBZ	
	11:0	PWL_Fwd_Gamma_Slope_0			
		Default Value:		01Ah 26/256	
		Format:		U4.8	
7	31:28	Reserved			
		Format: MBZ			
	27:16	PWL_Fwd_Gamma_Slope_3			
		Default Value:		097h 151/256	
		Format:		U4.8	
	15:12	Reserved			
		Format:		MBZ	
	11:0	PWL_Fwd_Gamma_Slope_2			
		Default Value:	(06Bh 107/256	
		Format:	ı	U4.8	
8	31:28	Reserved			
ū	31.20	Format:		MBZ	
	27:16	PWL_Fwd_Gamma_Slope_5		l	
	27:16	Default Value:		0F3h 243/256	



	15:12	Reserved				
		Format:	MBZ			
	11:0	PWL_Fwd_Gamma_Slope_4				
		Default Value:	0C3h 195/256			
		Format:	U4.8			
9	31:28	Reserved				
		Format:	MBZ			
	27:16	PWL_Fwd_Gamma_Slope_	7			
		Default Value:	151h 337/256			
		Format:	U4.8			
	15:12	Reserved				
		Format:	MBZ			
	11:0	PWL_Fwd_Gamma_Slope_6				
		Default Value:	131h 305/256			
		Format:	U4.8			
10	31:28	Reserved				
		Format:	MBZ			
	27:16	PWL_Fwd_Gamma_Slope_9				
		Default Value:	1BDh 445/256			
		Format:	U4.8			
	15:12	Reserved				
		Format:	MBZ			
	11:0	PWL_Fwd_Gamma_Slope_	8			
		Default Value:	194h 404/256			
		Format:	U4.8			
11	31:28	Reserved				
		Format:	MBZ			
	27:16	PWL_Fwd_Gamma_Slope_	11			
		Default Value:	22Bh 555/256			
		Format:	U4.8			
	15:12	Reserved				
		Format:	MBZ			
	11:0	PWL_Fwd_Gamma_Slope_	10			
		Default Value:	1F2h 498/256			



VEBOX_GAMUT_STATE

		VEBOX	_GAMUT_STATE					
Project:	BDW							
Source:		VideoEnhancementCS						
Size (in bits)):	1216						
Default Value:		0x00000000, 0x00000000, 0 0x8B725B47, 0x00DFC1A5, 0x00000000, 0x00000000, 0 0x755C4331, 0x00D7B493,	0x01B40000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit		Description					
0	31:25	Reserved						
		Format:		MBZ				
	24:16	A(r)		•				
		Default Value:			436			
		Format:			U9			
		Gain_factor_R (default: 436	Gain_factor_R (default: 436, preferred range: 256-511)					
	15	Global Mode Enable						
		The gain factor derived from	n state CM(w)					
		Value		Name				
		0	Advance Mode					
		1	Basic Mode					
	14:10	Reserved		1				
		Format:	MBZ					
	9:0	CM(w)						
		Format:		U10	U10			
		WeightingFactorForGain_factor (only enabled when the GlobalModeEnable is on)						
1	31:26	Reserved		-				
		Format:	MBZ					
	25:16	CM(s)		<u> </u>				
		Format:	Format: U2.8					
				. .	[512, 1022] (256)			
		AccurateColorComponentS	scaling (default: 640/256, p	preferred range	e: [512-1023]/256)			
		The default is 640/256						
	15	Reserved			1			
		Format:		MBZ				



	14:8	VEBOX_GAM	
		Format:	U7
		Gain_factor_G (default: 26/256, prefer	red range: [26-1271/256)
		The default is 26/256	red range. [20-127]/230)
	7	Reserved	
		Format:	MBZ
	6:0	A(b)	
		Format:	U7
		Coin factor B (defaults 26/256 profes	rod range: [26, 1271/256)
		Gain_factor_B (default: 26/256, prefer The default is 26/256	red range. [20-127]/250)
2	31:26	Reserved	
_	31.20	Format:	MBZ
	25:16	R(s)	
		Format:	U2.8
		RedScaling (default: 768/256, preferre	ed range: [512-1023]/256)
	15.0	The default is 768/256	
	15:8	CM(i) Format:	U0.8
		·	ault: 192/256, preferred range: [0-192]/256)
		The default is 192/256	
	7:0	R(i)	lua a
		Format:	U0.8
		RedOffset (default: 128/256, preferred	d range: [0-128]/256)
		The default is 128/256	
3	31	Reserved	
		Format:	MBZ
	30:16	C1	
		Format:	S2.12
		Coefficient of 3x3 Transform matrix	
		The default is 1141/4096	
	15	Reserved	
		Format:	MBZ



		VEBOX_GAMUT	STATE	
	14:0	СО		
		Format:	S2.12	
				1
		Coefficient of 3x3 Transform matrix		
		The default is 2792/4096		
4	31	Reserved		
		Format:	MBZ	
	30:16	C3	00.40	
		Format:	S2.12	
		Coefficient of 3x3 Transform matrix		
		The default is 71/4096		
	15	Reserved		
		Format:	MBZ	
	14:0	C2	<u> </u>	
		Format:	S2.12	
			1	
		Coefficient of 3x3 Transform matrix		
		The default is 34/4096		
5	31	Reserved		
		Format:	MBZ	
	30:16	C5		
		Format:	S2.12	
		Coefficient of 3x3 Transform matrix		
		The default is -52/4096		
	15	Reserved		
		Format:	MBZ	
	14:0	C4		
	14.0	Format:	S2.12	
		Coefficient of 3x3 Transform matrix		
		The default is 3663/4096		
6	31	Reserved		
		Format:	MBZ	



	30:16	C7		
		Format:	S2.12	
		Coefficient of 3x3 Transform matrix		
		The default is 168/4096		
	15	Reserved		
		Format:	MBZ	
14:0	C6			
		Format:	S2.12	
		Coefficient of 3x3 Transform matrix		
		The default is -12/4096		
7	31:15	Reserved		
		Format:	MBZ	
	14:0	C8		
		Format:	S2.12	
		C (C : (2.27 (
		Coefficient of 3x3 Transform matrix		
		The default is 3434/4096		
8	31:24	PWL_Gamma_ Point 4		1
		Default Value:		9
		Format:		U8
		Point 4 for PWL for gamma correction		
	23:16	PWL_Gamma_ Point 3		
		Default Value:		5
		Format:		U8
		Point 3 for PWL for gamma correction		
	15:8	PWL_Gamma_ Point 2		
		Default Value:		2
		Format:		U8
		Point 2 for PWL for gamma correction		<u> </u>
	7:0	PWL_Gamma_ Point 1		
		Default Value:		1
		Format:		U8
		Point 1 for PWL for gamma correction		
9	31:24	PWL_Gamma_ Point 8		
		Default Value:		65
		Point 8 for PWL for gamma correction		



	23:16	PWL_Gamma_ Point 7		
		Default Value:		42
		Point 7 for PWL for gamma correction		
	15:8	PWL_Gamma_ Point 6		
		Default Value:		26
		Point 6 for PWL for gamma correction		
	7:0	PWL_Gamma_ Point 5		
		Default Value:		16
		Point 5 for PWL for gamma correction		•
0	31:24	Reserved		
		Format:	MBZ	
	23:16	PWL_Gamma_ Point 11		
		Default Value:	18	7
		Format:	U8	3
		Point 11 for PWL for gamma correction		
	15:8	PWL_Gamma_ Point 10		
		Default Value:	13	6
		Format:	U8	3
		Point 10 for PWL for gamma correction	'	
	7:0	7:0 PWL_Gamma_ Point 9		
		Default Value:		96
		Format:		U8
		Point 9 for PWL for gamma correction		
1	31:24	PWL_Gamma_ Bias_4		
		Default Value:		53
		Format:		U8
		Bias 4 for PWL for gamma correction		l
	23:16	PWL_Gamma_ Bias_3		
		Default Value:		38
		Format:		U8
		Bias 3 for PWL for gamma correction		
	15:8	PWL_Gamma_ Bias_2		
		Default Value:		23
		Format:		U8
		Bias 2 for PWL for gamma correction		
	7:0	PWL_Gamma_ Bias_1		
		Default Value:		13
		Format:		U8



		VEBOX_GAMUT_ST	ATE		
12	31:24	PWL_Gamma_ Bias_8			
		Default Value:		139)
		Format:		U8	
		Bias 8 for PWL for gamma correction			
	23:16	PWL_Gamma_ Bias_7			
		Default Value:		114	1
		Format:		U8	
		Bias 7 for PWL for gamma correction			
	15:8	PWL_Gamma_ Bias_6			
		Default Value:		1	91
		Format:			U8
		Bias 6 for PWL for gamma correction			
	7:0	PWL_Gamma_ Bias_5			
		Default Value:		,	71
		Format:			U8
		Bias 5 for PWL for gamma correction			
13	31:24	Reserved			
		Format:	MBZ		
	23:16	PWL_Gamma_ Bias_11			
		Default Value:		223	3
		Format:		U8	
		Bias 11 for PWL for gamma correction		•	
	15:8	PWL_Gamma_ Bias_10			
		Default Value:		193	3
		Format:		U8	
		Bias 10 for PWL for gamma correction		•	
	7:0	PWL_Gamma_ Bias_9			
		Default Value:		165)
		Format:		U8	
		Bias 9 for PWL for gamma correction			
14	31:28	Reserved			
		Format:	MBZ		
	27:16	PWL_Gamma_ Slope_1			
		Format:	U4.8		
			1		
		Slope 1 for PWL for gamma correction			
		The default is 2560/256			
	15:12	Reserved			
		Format:	MBZ		



		VEBOX_GAMUT_S	ГАТЕ	
	11:0	PWL_Gamma_ Slope_0		
		Format:	U4.8	
		Slope 0 for PWL for gamma correction		
		The default is 3328/256		
15	31:28	Reserved		
		Format:	MBZ	
	27:16	PWL_Gamma_ Slope_3		
		Format:	U4.8	
		Slope 3 for PWL for gamma correction		
		The default is 960/256		
	15:12	Reserved		
		Format:	MBZ	
	11:0	PWL_Gamma_ Slope_2		
		Format:	U4.8	
		Slope 2 for PWL for gamma correction		
		The default is 1280/256		
16	31:28	Reserved		
		Format:	MBZ	
	27:16	PWL_Gamma_ Slope_5		
		Format:	U4.8	
		Slope 5 for PWL for gamma correction		
		The default is 512/256		
	15:12	Reserved		
		Format:	MBZ	
	11:0	PWL_Gamma_ Slope_4		
		Format:	U4.8	
		Slope 4 for PWL for gamma correction		
		The default is 658/256		
17	31:28	Reserved		
		Format:	MBZ	
	27:16	PWL_Gamma_ Slope_7		
		Format:	U4.8	
		Slope 7 for PWL for gamma correction		
		The default is 278/256		



		VEBOX_GAMU1	_SIAIE	
	15:12	Reserved		
		Format:	MBZ	
	11:0	PWL_Gamma_ Slope_6	1	
		Format:	U4.8	
		Slope 6 for PWL for gamma correction		
		The default is 368/256		
18	31:28	Reserved	1	
		Format:	MBZ	
	27:16	PWL_Gamma_ Slope_9	I.	
		Format:	U4.8	
		Slope 9 for PWL for gamma correction		
		The default is 179/256		
	15:12	Reserved		
		Format:	MBZ	
	11:0	PWL_Gamma_ Slope_8	-	
		Format:	U4.8	
		Slope 8 for PWL for gamma correction		
		The default is 215/256		
19	31:28	Reserved		
		Format:	MBZ	
	27:16	PWL_Gamma_ Slope_11	_	
		Format:	U4.8	
		Slope 11 for PWL for gamma correction		
		The default is 124/256		
	15:12	Reserved		
		Format:	MBZ	
	11:0	PWL_Gamma_ Slope_10	·	
		Format:	U4.8	
		Slope 10 for PWL for gamma correction		
		The default is 151/256		
20	31:24	PWL_INV_GAMMA_ Point 4		
		Default Value:		101
		Format:		U8
		Point 4 for PWL for inverse gamma corre	ction	



		VEBOX_GAMUT_S	STATE	
	23:16	PWL_INV_GAMMA_ Point 3		
		Default Value:		79
		Format:		U8
		Point 3 for PWL for inverse gamma correction	on	
	15:8	PWL_INV_GAMMA_ Point 2		
		Default Value:		55
		Format:		U8
		Point 2 for PWL for inverse gamma correction	on	·
	7:0	PWL_INV_GAMMA_ Point 1		
		Default Value:		30
		Format:		U8
		Point 1 for PWL for inverse gamma correction	on	•
21	31:24	PWL_INV_GAMMA_ Point 8		
		Format:	U8	
		Point 8 for PWL for inverse gamma correction	on	
		Value	Naı	me
		181		
	23:16	PWL_INV_GAMMA_ Point 7		
		Format:	U8	
		Point 7 for PWL for inverse gamma correction	on	
		Value	Nar	ne
		162		
	15:8	PWL_INV_GAMMA_ Point 6		
		Format:	U8	
		Point 6 for PWL for inverse gamma correction	on	
		Value	Naı	ne
		141		
	7:0	PWL_INV_GAMMA_ Point 5		
		Format:	U8	
		Point 5 for PWL for inverse gamma correction	on	
		Value	Naı	ne
		122		
22	31:24	Reserved		
		Format:	MBZ	
	23:16	DWI TNIV CARANA Point 11	•	
	23:16	PWL_INV_GAMMA_ Point 11 Default Value:		237
		Default value.		231
		Format:		U8



		VEBOX_GAMUT_STATE		
	15:8	PWL_INV_GAMMA_ Point 10		
		Default Value:	21	.9
		Format:	U	3
		Point 10 for PWL for inverse gamma correction	I	
	7:0	PWL_INV_GAMMA_ Point 9		
		Default Value:	20	00
		Format:	U	3
		Point 9 for PWL for inverse gamma correction		
23	31:24	PWL_INV_GAMMA_ Bias_4		
		Default Value:		33
		Format:		U8
		Bias 4 for PWL for inverse gamma correction		
	23:16	PWL_INV_GAMMA_ Bias_3		
		Default Value:		20
		Format:		U8
		Bias 3 for PWL for inverse gamma correction		
	15:8	PWL_INV_GAMMA_ Bias_2		
		Default Value:		10
		Format:		U8
		Bias 2 for PWL for inverse gamma correction		,
	7:0	PWL_INV_GAMMA_ Bias_1		
		Default Value:		3
		Format:		U8
		Bias 1 for PWL for inverse gamma correction		
24	31:24	PWL_INV_GAMMA_ Bias_8		
		Default Value:	11	.7
		Format:	U	3
		Bias 8 for PWL for inverse gamma correction		
	23:16	PWL_INV_GAMMA_ Bias_7		
		Default Value:		92
		Format:		U8
		Bias 7 for PWL for inverse gamma correction		
	15:8	PWL_INV_GAMMA_ Bias_6		
		Default Value:		67
		Format:		U8
		Bias 6 for PWL for inverse gamma correction		
	7:0	PWL_INV_GAMMA_ Bias_5		
		Default Value:		49
		Format:		U8
		Bias 5 for PWL for inverse gamma correction		



		VEBOX_GAMU1	T_STATE		
25	31:24	Reserved			
		Format:	MBZ		
	23:16	PWL_INV_GAMMA_ Bias_11			
		Default Value:		215	
		Format:		U8	
		Bias 11 for PWL for inverse gamma corre	ection		
	15:8	PWL_INV_GAMMA_ Bias_10		1	
		Default Value:		180	
		Format:		U8	
		Bias 10 for PWL for inverse gamma corre	ection		
	7:0	PWL_INV_GAMMA_ Bias_9			
		Default Value:		147	
		Format:		U8	
		Bias 9 for PWL for inverse gamma correc	tion		
26	31:28	Reserved			
		Format:	MBZ		
	27:16	PWL_INV_GAMMA_ Slope_1			
		Format:	U4.8		
		Slope 1 for PWL for gamma correction			
	45.40	The default is 72/256			
	15:12	Reserved	MBZ		
		Format:	IVIBZ		
	11:0	PWL_INV_GAMMA_ Slope_0	1		
		Format:	U4.8		
		Slope 0 for PWL for gamma correction			
		The default is 26/256			
27	31:28	Reserved			
21	31.20	Format:	MBZ		
	27.16		IVIDE		
	27:16	PWL_INV_GAMMA_ Slope_3 Format:	U4.8		
		Tomat.	04.0		
		Slope 3 for PWL for gamma correction			
		The default is 151/256			
	15:12	Reserved			
	13.12	Format:	MBZ		



		VEBOX_GAMUT_S1	ГАТЕ
	11:0	PWL_INV_GAMMA_ Slope_2	
		Format:	U4.8
		Slope 2 for PWL for gamma correction	
		The default is 107/256	
28	31:28	Reserved	
		Format:	MBZ
	27:16	PWL_INV_GAMMA_ Slope_5	
		Format:	U4.8
		Slope 5 for PWL for gamma correction	
		The default is 243/256	
	15:12	Reserved	
		Format:	MBZ
	11:0	PWL_INV_GAMMA_ Slope_4	
		Format:	U4.8
		Slope 4 for PWL for gamma correction	
		The default is 195/256	
29	31:28	Reserved	
		Format:	MBZ
	27:16	PWL_INV_GAMMA_ Slope_7	
		Format:	U4.8
		Slope 7 for PWL for gamma correction	
		The default is 337/256	
	15:12	Reserved	
		Format:	MBZ
	11:0	PWL_INV_GAMMA_ Slope_6	
		Format:	U4.8
		Slope 6 for PWL for gamma correction	
		The default is 305/256	
30	31:28	Reserved	,
		Format:	MBZ



	27:16	PWL_INV_GAMMA_ Slope_9		
		Format:	U4.8	
		Slope 9 for PWL for gamma correction		
		The default is 445/256		
	15:12	Reserved		
		Format:	MBZ	
	11:0	PWL_INV_GAMMA_ Slope_8		
		Format:	U4.8	
		Slope 8 for PWL for gamma correction		
		The default is 404/256		
31	31:28	Reserved		
		Format:	MBZ	
	27:16	PWL_INV_GAMMA_ Slope_11	ı	
		Format:	U4.8	
		Slope 11 for PWL for gamma correctio	n	
		The default is 555/256		
	15:12	Reserved		
		Format:	MBZ	
	11:0	PWL_INV_GAMMA_ Slope_10	,	
		Format:	U4.8	
		Slope 10 for PWL for gamma correctio	n	
		The default is 498/256		
32	31	Reserved		
		Format:	MBZ	
	30:16	Offset_in_G		
		Default Value:		0
		Format:		S14
		The input offset for green component		
	15	Reserved	,	
		Format:	MBZ	
	14:0	Offset_in_R		
		Default Value:		0
		Format:		S14



		VEB	OX_GAMUT_STA	ATE		
33	31	Reserved				
		Format:		MBZ		
	30:16	Offset_out_B				
		Format:		S2.12		
		The input offset for o	reen component			
		The default is -1246/	•			
	15	Reserved				
		Format: MBZ				
	14:0	Offset_in_B				
		Default Value:			0	
		Format:			S14	
		The input offset for r	ed component			
34	31	Reserved				
		Format: MBZ				
	30:16	Offset_out_G				
		Format:		S2.12		
		The input offset for green component				
		The default is -983/4	096			
	15	Reserved				
		Format:		MBZ		
	14:0	Offset_out_R				
		Format:		S2.12		
		The input offset for r	ed component			
		The default is -974/4				
35	31	Reserved				
33	31	Format:		MBZ		
	30	FullRangeMappingE	nable			
		Value		Name		
		0	Basic Mode [Default]			
		1	Advance Mode			
	29:20	d(in,default)				
		Default Value:			205	
		Format:			U10	
		InnerTriangleMappin	gLength			



			\	/EBOX_GAM	UT_S	TATE		
	19:10	d(out, de	efault)					
		Default \	Value:					164
		Format:						U10
		OuterTriangleMappingLength						
	9:0	d1(out)						
		Default \	Value:					287
		Format:						U10
				appingLengthBelow				
36	31	xvYccDe						
			valid c	only when ColorGam	utCompre			
		Value	Dath.		V	Name		.141
				oth xvYcc decode and xvYcc encode are enabled [Default]			JIT]	
		To disable both xvYcc decode and xvYcc encode						
	30:28	Compres						
				/alue	4	_	Name	
		3			[Default	J		
		[0,4]						
	27:10	Reserved			1			
		Format: MBZ						
	9:0	d1(in)						
		Default \	Value:					820
		Format:					U10	
		InnerTriangleMappingLengthBelow						
37	31:30		icMode	Selection				
		Value		Name		Description		cription
			Default					
		01b		Factor		Used along with Dword66 Bits 28:11		
		10b		Axis Gamma Correct		1	along with Dw	
		11b	Scaling	factor with fixed lur	na	Used a	along with Dw	ord37 Bits 28:11
	29			nlyCorrection				
		Val	ue			Name		
		0		Luma Only Correcti		ult]		
		1		Chorma Only Corre	ction			
	28:25	Reserved	k					1
		Project:					BDW	
		Format:					MBZ	



	VEI	BOX_GAMUT_STA	ГЕ		
24:11	BasicModeScalingFactor				
	Project:		BDW		
	Format:		U2.12		
	Used when FullRangeMappingEnable is in basic mode and base mode selection bit is set to scaling factor.				
10:1	Reserved				
	Format:		MBZ		
0	Cpi Override				
	Value		Name		
	0	[Default]			
	1	Override Cpi calculation			

VEBOX_RGB_TO_GAMMA_CORRECTION

	VEBOX_RGB	TO_GAMMA_CORREC	TION			
Source:	VideoEnhancementC	S				
Size (in bits):	64	64				
Default Value:	0x00000000, 0x00000	0000				
Color depth is 16 b	its.					
DWord	Bit	Descr	ription			
01	63:48	B-ch Corrected Value	B-ch Corrected Value			
		Default Value:	0h			
		Format:	U16			
	47:32	G-ch Corrected Value	G-ch Corrected Value			
		Default Value:	0h			
		Format:	U16			
	31:16	R-ch Corrected Value				
		Default Value:	0h			
		Format:	U16			
	15:0	Pixel Value				
		Default Value:	0h			
		Format:	U16			



VEBOX_STD_STE_STATE

Project:			VEB	OX_STD_STE_STATE				
Size (in bits): 928 Default Value: 0x9A6E39F0, 0x400D3C65, 0x000C9180, 0xFE2F2E00, 0x0003FFFF, 0x00140000, 0xD82E0640, 0x828SECEC, 0x07FB8282, 0x000000000, 0x02117000, 0x38FEC96, 0x0100C8C8, 0x003A6871, 0x01478000, 0x0107C306, 0x1291F008, 0x00094855, 0x1C1BD100, 0x03802008, 0x0002A980, 0x00080180, 0x0007CFF5, 0x18D1F07C, 0x000800BD, 0x1C080100, 0x03800000, 0x0008012B, 0x00008012B This state structure contains the state used by the STD/STE function. DWord Bit Description O #U_Mid Default Value: 154 Format: U8 Rectangle middle-point V coordinate. 15:10 Hue_Max Default Value: 110 Format: U6 Rectangle half width. 94 Sat_Max Default Value: 31 Format: U6 Rectangle half length. 3 Reserved Format: MBZ Output Control Value <td colspa<="" td=""><td>Project:</td><td colspan="2">oject: BDW</td><td></td><td></td><td></td></td>	<td>Project:</td> <td colspan="2">oject: BDW</td> <td></td> <td></td> <td></td>	Project:	oject: BDW					
Default Value	_		VideoEnhancementC	nhancementCS				
OxD82E0640, 0x8285ECEC, 0x07FB8282, 0x00000000, 0x02117000, 0xA38FEC96, 0x0100C8C8, 0x003A6871, 0x01478000, 0x107C306, 0x1291F008, 0x00094855, 0x1C1BD100, 0x03802008, 0x0002A980, 0x00080180, 0x00000FCFF, 0x18D1F07C, 0x0000800BD, 0x1C080100, 0x03800000, 0x0008012B, 0x0008012B This state structure contains the state used by the STD/STE function. DWord Bit	Size (in bits):	928					
DWord Bit Description			0xD82E0640, 0x8285 0x0100C8C8, 0x003A 0x1C1BD100, 0x0380	0xD82E0640, 0x8285ECEC, 0x07FB8282, 0x00000000, 0x02117000, 0xA38FEC96, 0x0100C8C8, 0x003A6871, 0x01478000, 0x0107C306, 0x1291F008, 0x00094855, 0x1C1BD100, 0x03802008, 0x0002A980, 0x00080180, 0x0007CFF5, 0x18D1F07C,				
0	This state s	structure	contains the state used	by the STD/STE function.				
Default Value:	DWord	Bit		Description				
Format: Rectangle middle-point V coordinate. 23:16 U_Mid Default Value: Format: Rectangle middle-point U coordinate. 15:10 Hue_Max Default Value: Format: Format: Rectangle half width. 9:4 Sat_Max Default Value: Format: Rectangle half length. 3 Reserved Format: Rectangle half length. ARESERVED FORMAT Output Control Value Name	0	31:24	V_Mid					
Rectangle middle-point V coordinate. 23:16 Default Value: 110 Format: U8 Rectangle middle-point U coordinate. 15:10 Hue_Max Default Value: 14 Format: U6 Rectangle half width. 9:4 Sat_Max Default Value: 31 Format: U6 Rectangle half length. 3 Reserved Format: U6 Rectangle half length. 3 Reserved Format: MBZ			Default Value:		15	54		
23:16			Format:		U	8		
Default Value: 110			Rectangle middle-point V coordinate.					
Format: Rectangle middle-point U coordinate. 15:10 Hue_Max Default Value: Format: Rectangle half width. 9:4 Sat_Max Default Value: Format: Format: U6 Rectangle half length. 3 Reserved Format: MBZ Output Control Value Name		23:16	U_Mid					
Rectangle middle-point U coordinate. 15:10 Hue_Max Default Value:			Default Value:			10		
15:10 Hue_Max Default Value:			Format:		U	8		
Default Value: 14								
Format: Rectangle half width. 9:4 Sat_Max Default Value: Format: U6 Rectangle half length. 3 Reserved Format: MBZ Output Control Value Name		15:10	_					
Rectangle half width. 9:4 Sat_Max Default Value: 31 Format: U6 Rectangle half length. 3 Reserved Format: MBZ 2 Output Control Value Name			Default Value:			14		
9:4			Format:			U6		
Default Value: 31 Format: U6 Rectangle half length. 3 Reserved Format: MBZ 2 Output Control Value Name	·		Rectangle half width.					
Format: U6 Rectangle half length. 3 Reserved Format: MBZ 2 Output Control Value Name		9:4						
Rectangle half length. 3 Reserved Format: MBZ 2 Output Control Value Name			Default Value:			31		
3 Reserved Format: MBZ 2 Output Control Value Name			Format:			U6		
Format: MBZ 2 Output Control Value Name								
2 Output Control Value Name		3	Reserved					
Value Name			Format:	MI	BZ			
		2	Output Control					
0 Output Pixels			Value	Nan	ne			
			0	Output Pixels				
1 Output STD Decisions			1	Output STD Decisions				
1 STE Enable		1	STE Enable					
Format: Enable			Format:	Enable				



The default is 79/128				



		VEBOX	STD_STE_STATE			
	6:0	Diamond_dv				
		Default Value:	0			
		Format:	S6 2's complem	ent		
		Rhombus center shift in the	hue-direction, relative to th	e rectangle co	enter.	
3	31:24	Y_point_3				
		Default Value:			254	
		Format:			U8	
		Third point of the Y piecewis	se linear membership functi	on.		
	23:16	Y_point_2				
		Default Value:			47	
		Format:			U8	
		Second point of the Y piecewise linear membership function.				
	15:8	Y_point_1				
		Default Value:			46	
		Format:			U8	
		First point of the Y piecewise linear membership function.				
	7	VY_STD_Enable				
		Format:	Enable			
		Enables STD in the VY subsp	oace.			
	6:0	Reserved				
		Format:		MBZ		
4	31:18	Reserved				
		Format: MBZ				
	17:13	Y_Slope_2				
		Default Value:		31	L	
		Format:		U:	2.3	
				· ·		
		Slope between points Y3 an	d Y4.			
		The default is 31/8				
	12:8	Y_Slope_1				
					L	
		Format:	2.3			
		Slope between points Y1 and Y2.				
		The default is 31/8				
	7:0	Y_point_4			1	
		Default Value:			255	
		Format:			U8	
		Fourth point of the Y piecew	vise linear membership func	tion.		



			STD_STE_STA	IE			
5	31:16	INV_Skin_types_margin					
		Default Value: 20 Skin_Type_margin		margin			
		Format:	U0.16				
		1/(2* Skin_types_margin)					
1	15:0	INV_Margin_VYL					
		Format:		U0.16			
		1 / Margin_VYL 1/ Margin_V	YL = 3300/65536				
6	31:24	P1L					
		Default Value:			216		
		Format:		I	U8		
		Y Point 1 of the lower part of the detection PWLF.					
	23:16	POL					
		Default Value:			46		
		Format:			U8		
		Y Point 0 of the lower part of the detection PWLF.					
	15:0	INV_Margin_VYU					
		Default Value:		1600			
		Format:		U0.16			
		1 / Margin_VYU = 1600/6553	36				
7	31:24	B1L					
		Default Value:			130		
		Format:			U8		
		V Bias 1 of the lower part of	the detection PWLF.	1			
	23:16	BOL					
		Default Value:			133		
		Format:		1	U8		
		V Bias 0 of the lower part of	the detection PWLF.	<u> </u>			
	15:8	P3L					
		Default Value:			236		
		Format:			U8		
		Y Point 3 of the lower part of	f the detection PWLF.				
	7:0	P2L					
		Default Value:			236		
		Format:			U8		
		Y Point 2 of the lower part o	f the detection PWLF.				
8	31:27	Reserved					
_		Format:		MBZ			



		VEBOX_STD_	STE_STATE				
	26:16	SOL	_				
		Default Value:	FFBh				
		Format:	S2.8 2's complen	nent			
					1		
		Slope 0 of the lower part of the dete	ction PWLF.				
		The default is -5/256					
	15:8	B3L					
		Default Value:	130				
		Format:		U8			
		V Bias 3 of the lower part of the dete	ection PWLF.				
	7:0	B2L					
		Default Value:		130			
		Format:		U8			
		V Bias 2 of the lower part of the dete	ection PWLF.				
9	31:22	Reserved		T	1		
		Format:		MBZ			
	21:11	S2L					
		Default Value: 0					
		Format: S2.8 2's complement					
		The default is 0/256					
	10:0	S1L			1		
		Default Value:	0				
		Format:	S2.8 2's complen	nent			
			.: DIA# 5				
		Slope 1 of the lower part of the detection PWLF.					
		The default is 0/256					
10	31:27	Reserved			1		
		Format:		MBZ			
	26:19	P1U			1		
		Default Value:	66				
		Format: U8					
		Y Point 1 of the upper part of the de	tection PWLF.				
	18:11	POU					
		Default Value:		46			
		Format:		U8			
		Y Point 0 of the upper part of the de	tection PWLF.				



		VEBOX_STD_	STE_STATE			
	10:0	S3L				
		Default Value: 0				
		Format:				
			1			
		Slope 3 of the lower part of the dete	ection PWLF.			
		The default is 0/256				
11	31:24	B1U				
		Default Value:		163		
		Format:		U8		
		V Bias 1 of the upper part of the dete	ection PWLF.			
	23:16	BOU				
		Default Value:		143		
		Format:	U8			
		V Bias 0 of the upper part of the detection PWLF.				
	15:8	P3U				
		Default Value:	236			
		Format: U8				
		Y Point 3 of the upper part of the detection PWLF.				
	7:0	P2U				
		Default Value:		150		
		Format:	U8			
		Y Point 2 of the upper part of the detection PWLF.				
12	31:27	Reserved				
		Format:	MBZ			
	26:16	SOU	T	1		
		Default Value:	256			
		Format:	S2.8 2's complement			
		Clara O of the consequent of the data stics DM 5				
		Slope 0 of the upper part of the detection PWLF.				
		The default is 256/256				
	15:8	B3U		200		
		Default Value:	200			
		Format: U8				
	7.0	V Bias 3 of the upper part of the det	ection PWLF.			
	7:0	B2U Default Value:		200		
		Format:	action DW/LE	U8		
		V Bias 2 of the upper part of the det	ECHOII PWLF.			



13	31:22	Reserved					
		Format:		MBZ			
	21:11	S2U					
		Default Value:	F4Dh				
		Format:	S2.8 2's	complement			
			<u> </u>				
		Slope 2 of the upper par	t of the detection PW	LF.			
		The default is -179/256					
	10:0	S1U					
		Default Value:			113		
		Format: S.			S2.8		
		Slope 1 of the upper par	t of the detection PW	LF.			
		The default is 113/256					
14	31:28	Reserved					
		Format: MBZ					
	27:20	Skin_types_margin					
		Default Value:			20		
		Format:			U8		
		Skin types Y margin Restrict Skin_types_thresh >= Skin_types_margin > 0 Restrict (Skin_types_thresh + Skin_types_margin) <= 255					
	19:12	Skin_types_thresh					
		Default Value:			120		
		Format:			U8		
		Skin types Y margin Rest (Skin_types_thresh + Skin	, ,	, ,	argin > 0 Restrict		
	11	Skin_Types_Enable					
		Default Value:		0 Disable			
		Format:		Enable			
		Treat differently bright a	nd dark skin types				
	10:0	S3U					
		Default Value: 0					
		Format: S2.8 2's complement					
		Slope 3 of the upper par	t of the detection PW	 LF.			
		The default is 0/256					



	30:21	SATB1	<u> </u>	STE_STATE		
	30.21	Default Value:		8		
		Format:		S7.2 2's complement		
		First bias for the saturatio	n PWLF (bri	ght skin).		
		The default is 8/4				
	20:14	SATP3				
		Default Value:		31		
		Format:		S6 2's complement		
		Third point for the saturat	tion PWLF (b	oright skin).		
	13:7	SATP2				
		Default Value:		6		
		Format:		S6 2's complement		
		Second point for the saturation PWLF (bright skin).				
	6:0	SATP1				
		Default Value:		6		
		Format: S6 2's complement				
		First point for the saturation PWLF (bright skin).				
16	31	Reserved				
		Format:		MBZ		
	30:20	SATS0				
		Default Value:		297		
		Format:		U3.8		
		Zeroth slope for the saturation PWLF (bright skin)				
		· · · · · · · · · · · · · · · · · · ·	ation PWLF	(bright skin)		
		The default is 297/256				
	19:10	SATB3				
		Default Value:		124		
		Format:		S7.2 2's complement		
		Third hias for the saturation	on PW/I F (br	ight skin)		
		Third bias for the saturation PWLF (bright skin) The default is 124/4				
	9:0	SATB2				
	9.0	Default Value:		8		
		Format:		S7.2 2's complement		
		Torride.		57.2 2 3 complement		
		Second bias for the satura	ation PWLF ((bright skin)		
		The default is 8/4				



		VEBOX	STD_STE_STATE			
17	31:22	Reserved				
		Format: MBZ				
	21:11	SATS2				
		Default Value:		297		
		Format:		U3.8		
		Second slope for the saturation PWLF (bright skin)				
		The default is 297/256				
	10:0	SATS1				
		Default Value:		85		
		Format:		U3.8		
		First slope for the saturation PWLF (bright skin)				
		The default is 85/256				
18	31:25	HUEP3				
		Default Value:	14	14		
		Format:	S6 2's compler	nent		
		Third point for the hue PWLF (bright skin)				
	24:18	HUEP2				
		Default Value:	6			
		Format:		S6 2's complement		
		Second point for the hue PWLF (bright skin)				
	17:11	HUEP1				
		Default Value:	7Ah -6			
		Format: S6 2's complement				
		First point for the hue PWLF (bright skin)				
	10:0	SATS3				
		Default Value:		256		
		Format:		U3.8		
		Third slope for the saturation PWLF (bright skin)				
		The default is 256/256				
19	31:30	Reserved				
		Format:		MBZ		



		VEBOX_STD	STE_STATE			
	29:20	HUEB3				
		Default Value:	56			
		Format:	S7.2 2's complement	t		
		Third bias for the hue PWLF (bright	skin)			
		The default is 56/4				
	19:10	HUEB2				
		Default Value:	8			
		Format:	S7.2 2's complement	<u> </u>		
		Second bias for the hue PWLF (bright	nt skin)			
		The default is 8/4	,			
	9:0	HUEB1				
		Default Value:	8			
		Format:	S7.2 2's complement			
		First bias for the hue PWLF (bright skin)				
		The default is 8/4				
20	31:22	Reserved		\ _		
		Format:	ME	32		
	21:11	HUES1		T ₂ _		
		Default Value:	85			
		Format: U3.				
		First slope for the hue PWLF (bright skin)				
		The default is 85/256				
	10:0	HUES0				
		Default Value:		384		
		Format:		U3.8		
		7	1. 1.)			
		Zeroth slope for the hue PWLF (brig	nt skin)			
		The default is 384/256				
21	31:22	Reserved	T			
		Format:	ME	3Z		



		VEBOX_STD_	STE_STATE			
	21:11	HUES3				
		Default Value:	256			
		Format:	U3.8			
		Third slope for the hue PWLF (bright	skin)			
		The default is 256/256	JKIII)			
	10:0	HUES2				
	10.0	Default Value:		384		
		Format:		U3.8		
				·		
		Second slope for the hue PWLF (brig	ht skin)			
		The default is 384/256				
22	31	Reserved		NAD 7		
		Format: MBZ				
	30:21	SATB1_DARK				
		Default Value:	0			
		Format: S7.2 2's complement				
		First bias for the saturation PWLF (dark skin)				
		The default is 0/4				
	20:14	SATP3_DARK				
		Default Value:	31			
		Format:	S6 2's complem	ent		
		Third point for the saturation PWLF (dark skin)			
	13:7	SATP2_DARK				
		Default Value:	31			
		Format:	S6 2's complement			
		Second point for the saturation PWLF (dark skin)				
	6:0	SATP1_DARK				
		Default Value:	FF5h			
		Format:	S6 2's complem	ent		
		First point for the saturation PWLF (d	ark skin) Default V	alue: -11		
23	31	Reserved				
		Format:		MBZ		



		VEBOX	STD_STE_ST/	ATE		
	30:20	SATS0_DARK				
		Default Value:		397		
		Format:		U3.8		
			. 5.44.5 (1 1 1 .)			
		Zeroth slope for the saturat	ion PWLF (dark skin)			
		The default is 397/256				
	19:10	SATB3_DARK				
		Default Value:	124			
		Format:	S7.2 2's con	nplement		
		Third bias for the saturation	PWLF (dark skin)			
		The default is 124/4				
	9:0	SATB2_DARK				
		Default Value:	124			
		Format: S7.2 2's complement				
			DW/F (L L L L)			
		Second bias for the saturation	on PWLF (dark skin)			
	24.00	The default is 124/4				
24	31:22	Reserved Format: MBZ				
	21.11					
	21:11	SATS2_DARK Default Value:		256		
		Format:		U3.8		
				0.0		
		Second slope for the saturation PWLF (dark skin)				
		The default is 256/256				
	10:0	SATS1_DARK				
		Default Value:		189		
		Format: U3.8				
		First slope for the saturation PWLF (dark skin)				
		The default is 189/256				
25	31:25	HUEP3_DARK				
		Default Value:	14			
		Format:	S6 2's con	nplement		
		Third point for the hue PWLF (dark skin).				



		VEBOX_STD	STE STATE			
	24:18	HUEP2_DARK	_			
		Default Value:	2			
		Format:	S6 2's complement			
		Second point for the hue PWLF (dark	skin).			
	17:11	HUEP1_DARK				
		Default Value: 0				
		Format:	S6 2's complement			
		First point for the hue PWLF (dark ski	n).			
	10:0	SATS3_DARK				
		Default Value:		256		
		Format:		U3.8		
		Third slope for the saturation PWLF (dark skin)			
		The default is 256/256				
26	31:30	Reserved				
		Format:	MBZ			
	29:20	HUEB3_DARK				
		Default Value:	56			
		Format:	S7.2 2's complement			
		Third bias for the hue PWLF (dark skin).				
		The default is 56/4				
	19:10	HUEB2_DARK				
		Default Value:	0			
		Format:	S7.2 2's complement			
		Second bias for the hue PWLF (dark skin).				
		The default is 0/4				
	9:0	HUEB1_DARK				
		Default Value:	0			
		Format:	S7.2 2's complement			
		First bias for the hue PWLF (dark skir).			
		The default is 0/4				
27	31:22	Reserved				
		Format:	MBZ			



		VEBOX_STD_STI	E_STATE			
	21:11	HUES1_DARK				
		Default Value:		256		
		Format:		U3.8		
		First slope for the hue PWLF (dark skin).				
		The default is 256/256				
	10:0	HUES0_DARK				
		Default Value:		299		
		Format:		U3.8		
		Zeroth slope for the hue PWLF (dark skin)				
		The default is 299/256				
28	31:22	Reserved				
		Format:	MBZ			
	21:11	HUES3_DARK				
		Default Value:				
		Format:		U3.8		
		Third slope for the hue PWLF (dark skin).				
		The default is 256/256				
	10:0	HUES2_DARK				
		Default Value:		299		
		Format: U3.8		U3.8		
		Second slope for the hue PWLF (dark skin).			
		The default is 299/256				



VEBOX_VERTEX_TABLE

VEBOX VERTEX TABLE

Project: BDW

Source: VideoEnhancementCS

Size (in bits): 16384

Default Value:

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000

Command Reference: Structures



VEBOX_VERTEX_TABLE						
DWord	Bit		Description			
0511	31:28	Reserved				
		Format:			MBZ	
	27:16	Vertex table entr	Vertex table entry 0 - Lv (12 bits)			
		Value	Name		Description	
		100h-ED6h		Range for Vertices B	BT601 and BT709	
	15:12	Reserved				
		Format:	Format: MBZ			
	11:0	Vertex table entry 0 - Cv (12 bits)				
		Value	Name		Description	
		400h-A00h		Range for Vertices B	T601 and BT709	



VECS Hardware-Detected Error Bit Definitions

		VECS Ha	rdware-De	tected Error I	Bit Definitions		
Project:		BDW					
Source:		VideoEnha	ancementCS				
Size (in b	e (in bits): 16						
Default \	/alue:	0x0000000	00				
DWord	Bit			Description			
0	15:3	Reserved					
		Format:			MBZ		
	2	Command Privile	ege Violation Erro	or			
		Project:			BDW		
				ed as privileged is pars DOP and parsing will c	sed in a non-privileged batch buffer. The ontinue.		
	1	Reserved					
		Format:			MBZ		
	0	 Instruction Error This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction. Instruction errors include: Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported). Defeatured MI Instruction Opcodes: 					
	Value Name Description						
		1		Instruction Error dete	cted		
				Programming Not	tes		
		This error indicat	ions cannot be cle	eared except by reset (i.e., it is a fatal error).		



VERTEX_BUFFER_STATE

			VERTEX_BUFFE	R_STA	TE		
Project:		BDW					
Source:		RenderCS					
Size (in l	oits):	128					
Default \	Value:	0x00000000	, 0x00000000, 0x00000000,	0x00000000	0		
					ciated with a VB. The VF function will all vertex elements associated with the	נט	
DWord	Bit		Des	scription			
0	31:26	Vertex Buffer Ind	ex	-			
		Project:		All			
		Format:		U6 index			
		This field contains	an index value which select	ts the VB sta	ate being defined.		
			Value		Name		
		[0,32]					
	25:23	Reserved					
		Project:			All		
		Format: MBZ					
	22:16	Memory Object Control State					
		Project:	Project: All				
		Format: MEMORY_OBJECT_CONTROL_STATE					
		Specifies the memory object control state for this vertex buffer.					
	15	Reserved					
		Project:			All		
		Format:			MBZ		
	14	Address Modify Enable					
		Project: All					
		If set, the Buffer Starting Address field is used to update the state of this buffer. If clear, that field is ignored and the previously-programmed value is maintained.					
	13	Null Vertex Buffe	r	T			
		Project:		All			
		Format: Enable					
		This field enabled	causes any fetch for vertex			_	
		Programming Notes					
		VERTEX_BUFFER_S Size is 0x0.	STATE.Null Vertex Buffer mu	st be set wh	hen the VERTEX_BUFFER_STATE.Buffer		
	12	Reserved					
		Project:			All		
		Format:			MBZ		



		VERT	EX_BUFFER_ST	ATE		
	11:0	Buffer Pitch				
		Format:	U12 Count of bytes			
			-		vithin the VB. This information is	
		required in order to access el		ructure ind I		
		Value	Name	5 .	Description	
		[0,2048]		Bytes		
			Programming I	Notes		
		Different VERTEX_BUF different Buffer Pitch		n refer to t	he same memory region using	
		See note on 64-bit flo	oat alignment in Buffer St	arting Add	ress.	
12	63:0	Buffer Starting Address				
12		Format: Graphics	Address[63:0]Vertex_Buffe	er		
	memory resource and the byte offset from the base address to the starting structure with buffer. If the Address ModifyEnable bit is clear, this field is ignored and the previous valu Buffer Starting Address for this buffer is maintained.					
			Programming I	Votes		
		 64-bit floating point values must be 64-bit aligned in memory, or UNPREDICTABLE data will be fetched. When accessing an element containing 64-bit floating point values, the Buffer Starting Address and Source Element Offset values must add to a 64-bit aligned address, and BufferPitch must be a multiple of 64-bits. VBs can only be allocated in linear (not tiled) graphics memory. 				
		As computed index values issue with accesses to	alues are, by definition, in	iterpreted address val	as unsigned values, there is no lue) the start of the buffer.	
3	31:0	Buffer Size				
		Format:	U32 Count of bytes			
		past the end of the buffer wil	l return 0's for all elemen		accesses which straddle or go at BufferSize=0 indicates that	
		past the end of the buffer wil there is no valid data in the b	l return 0's for all elemen			



VERTEX ELEMENT STATE

VERTEX ELEMENT STATE

Project: All

Source: RenderCS

Size (in bits): 64

Default Value: 0x00000000, 0x00000000

Description

This structure is used in 3DSTATE_VERTEX_ELEMENTS to set the state associated with a vertex element. A vertex element is defined as an entity supplying from one to four DWord vertex components, to be stored in the vertex URB entry. The number of supported vertex elements is 34.

The VF function will use this state, and possibly the state of the associated vertex buffer, to fetch/generate the source vertex element data, perform any required format conversions, padding with zeroes, and store the resulting destination vertex element data into the vertex URB entry.

Programming Notes

- The (new) 3DSTATE_VF_SGVS command is used to specify optional insertion of VertexID and/or
 InstanceID into the input vertex data, logically following the processing of the VERTEX_ELEMENT_STATE
 structures. The VFCOMP_STORE_VID/IID encodings are no longer available in VERTEX_ELEMENT_STATE.
- When SourceElementFormat is set to one of the *64*_PASSTHRU formats, 64-bit components are stored in the URB without any conversion. In this case, vertex elements must be written as 128 or 256 bits, with VFCOMP_STORE_0 being used to pad the output as required. E.g., if R64_PASSTHRU is used to copy a 64-bit Red component into the URB, Component 1 must be specified as VFCOMP_STORE_0 (with Components 2,3 set to VFCOMP_NOSTORE) in order to output a 128-bit vertex element, or Components 1-3 must be specified as VFCOMP_STORE_0 in order to output a 256-bit vertex element. Likewise, use of R64G64B64_PASSTHRU requires Component 3 to be specified as VFCOMP_STORE_0 in order to output a 256-bit vertex element.
- When SourceElementFormat is set to one of the *64*_PASSTHRU formats then VFCOMP_STORE_SRC must be used for every valid component.
- Any SourceElementFormat of *64*_PASSTHRU cannot be used with an element which has edge flag enabled.

The SourceElementFormat needs to be a single-component format with an element which has edge flag enabled.

DWord	Bit	Description					
0	31:26	Vertex Buffer Index					
		Format:		U6			
		This field specifies w	hich vertex buffer the element is sourced from	٦.			
		Value Name					
		[0,32]	Up to 33 VBs are supported				
			Programming Notes				
		It is possible for a vertex element to include only internally-generated data (VertexID, etc.), in which case the associated vertex buffer state is ignored.					
	25	Valid					



VERTEX ELEMENT STATE

Project:	BDW
Format:	Boolean

Value	Name	Description
1h	TRUE	this vertex element is used in vertex assembly
0h	FALSE	this vertex element is not used.

24:16 **Source Element Format**

Project:	All
Format:	SURFACE_FORMAT

Range: Valid formats are found in the 3D Primitive Processing FormatConversion portion of the vertex fetch chapter.

Format: The encoding of this field is identical the Surface Format field of the SURFACE_STATE structure, as described in the Sampler chapter.

This field specifies the format in which the memory-resident source data for this particular vertex element is stored in the memory buffer. This only applies to elements stored with VFCOMP_STORE_SRC component control. (All other component types have an explicit format).

15 Edge Flag Enable

Format:	Enable
---------	--------

Description

When ENABLED, the source element is interpreted as an EdgeFlag for the vertex. If the source element is zero, the EdgeFlag will be set to FALSE. If the source element is non-zero, the EdgeFlag will be set to TRUE. The EdgeFlag bit will travel down the fixed function pipeline along with the vertex handle, etc. and not be stored in the vertex data like the other vertex elements. Refer to the fixed function descriptions for how this EdgeFlag affects rendering. Edge flags are supported for the following primitive topology types only, otherwise EdgeFlagEnable must not be ENABLED.

- 3DPRIM_TRILIST*
- 3DPRIM_TRISTRIP*
- 3DPRIM_TRIFAN*
- 3DPRIM_POLYGON

If this bit is DISABLED for all valid VERTEX_ELEMENTs, the vertex will be assigned a default EdgeFlag of TRUE.

Edge flags are supported for all primitive topology types.

Programming Notes

- This bit must only be ENABLED on the last valid VERTEX_ELEMENT structure.
- When set, Component 0 Control must be set to VFCOMP_STORE_SRC, and Component 1-3 Control must be set to VFCOMP_NOSTORE.



		VERTI	X_ELEMEN	T_STA	ATE		
	14:12	Reserved					
		Project:			All		
		Format:			MBZ		
	11:0	Source Element Offset					
		Project:	All				
		Format:	U12 byte offs	set			
		Byte offset of the source vertex element data in the structures comprising the vertex buffer.					
		Value	2		Name		
		[0,2047]					
			Programr				
		See note on 64-bit float alig	nment in Buffer Sta	rting Add	lress.		
1	31	Reserved					
		Project:			All		
		Format:			MBZ		
	30:28	Component 0 Control					
		Project: All					
		Format: 3D_Ver	tex_Component_Co	ontrol			
		Refer to the 3D_Vertex_Component_Control table below					
	27	Reserved					
		Format:			MBZ		
	26:24	Component 1 Control					
		Format: 3D_Vertex_Component_Control					
		Refer to the 3D_Vertex_Component_Control table below					
	23	Reserved					
		Format:			MBZ		
	22:20	Component 2 Control					
			tex_Component_Co				
	10	Refer to the 3D_Vertex_Comp	onent_Control tabl	le below			
	19	Reserved			All		
		Project:			All		
		Format: MBZ					
	18:16	Component 3 Control	tor Commonant Co	natura l			
			tex_Component_Co				
	15.0	Refer to the 3D_Vertex_Comp	onent_Control tabl	ie below			
	15:8	Reserved Format:			MBZ		
	7.0				INDE		
	7:0	Reserved			MP7		
		Format:			MBZ		



Vertical Line Stride Override Message Descriptor Control Field

MDC_VLSO - Vertical Line Stride Override Message Descriptor Control Field						
Project:		BDW				
Source:		PRM				
Size (in b	oits):	3				
Default \	/alue	e: 0x00000000				
DWord	Bit	Descrip	tion			
0	2	Vertical Line Stride Override				
		Project:	All			
		Format: Enable				
		If set, override the Vertical Line Stride and Vertical Line Stride Offset fields in the surface state with the fields below.				
	1	Vertical Line Stride				
		Project:		All		
		Format:		U1		
Specifies number of lines (0 or 1) to skip between logically adjacent lines - provides supp interleaved (field) surfaces as textures.				lines - provides support of		
	0 Vertical Line Stride Offset					
		Project:		All		
		Format:		U1		
Specifies the offset of the initial line from the beginning of the buffer. Ignored when Override VerticalLine Stride is 0.				er. Ignored when Override		



VFE_STATE_EX

			VFE_STATE_EX			
Project:	oject: BDW					
Source:	purce: RenderCS					
Size (in b	oits):	256				
Default \	/alue:	0x00000000, 0x000	000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		Description			
0	31:8	Reserved				
	7:0	Reserved				
		Format:	MBZ			
1	31:0	VFE Control This field is used by VFE depending on the mode of operation. See the following tables for details. If VFE Mode = AVC-IT or AVC-MC, this field is valid as defined in Table 1 13. If VFE Mode = VC1-IT, this field is valid as defined in Table 1 14. Otherwise, this field is reserved.				
2	31:0	Interface Descriptor Remap Table This field contains the interface descriptor remap table entries for the first 8 kernel indices. Each table entry has 4 bits, providing a remapping range of [0, 15]. The input of this table is the Interface Descriptor Offset within the MEDIA_OBJECT or MEDIA_OBJECT_EX command. As the table is limited to map the first 16 values, any Interface Descriptor Offset greater than 15 is not remapped. Bits 31:28: Remap for index = 7 Bits 27:24: Remap for index = 6 Bits 23:20: Remap for index = 5 Bits 19:16: Remap for index = 4 Bits 15:12: Remap for index = 3 Bits 11:8: Remap for index = 2 Bits 7:4: Remap for index = 1 Bits 3:0: Remap for index = 0				
3	31:0	Interface Descriptor Remap Table (cont) This field contains the interface descriptor remap table entries for the next 8 kernel indices (index = 815). Each table entry has 4 bits, providing a remapping range of [0, 15]. Bits 31:28: Remap for index = 15 Bits 27:24: Remap for index = 14 Bits 23:20: Remap for index = 13 Bits 19:16: Remap for index = 12 Bits 15:12: Remap for index = 11 Bits 11:8: Remap for index = 10 Bits 7:4: Remap for index = 9 Bits 3:0: Remap for index = 8				
4	31	Scoreboard Enable				
		Project:	BDW			
This field enables and disables the hardware scoreboard in the Media Pipeline. If the cleared, hardware ignores the following scoreboard state fields.			es the following scoreboard state fields.			
		This should be enabled at all times in the state and the scoreboard enable field in the MEDIA_OBJECT command should be use instead. If this field is disabled, the scratch space pointer calculation will be incorrect and any attempt to use the scoreboard later will result in a hardware hang.				
	Value Name					
		0	Scoreboard disabled			
		1	Scoreboard disabled Scoreboard enabled			
		1	Scoreboard enabled			



				VFE_STA	ATE	_EX		
	30	Scoreboard Ty	/pe					
		Project:				BDW		
		This field selects the type of scoreboard in use.						
		This field must be zero (stalling scoreboard)						
		Value	G. 111			Nar	ne	
		0		ng Scoreboard		-		
		1	Rese	rved (for Non-stalling	scor	eboard)		
	29:8	Reserved					MBZ	
	7.0	Format:					IVIDZ	
	7:0	Scoreboard M Project:	ask			BDW		
		Format:				Boolean		
		Each bit indicates the corresponding depender					poard is enabled. The scoreboard is	
				(X, Y) distance from		-		
		Value		Name			Description	
		[0,7]		Bit n	Scoi	e n is ena	bled	
5	31:28	Scoreboard 3 Delta Y						
		Project:					BDW	
		Format: S3						
		Relative vertical distance of the dependent instance assigned to scoreboard 3, in the form of 2's compliment.						
	27:24	Scoreboard 3 Delta X						
		Project:					BDW	
						S3		
		Relative horizontal distance of the dependent instance assigned to scoreboard 3, in the form of 2's compliment.						
	23:16	Scoreboard 2	Delta	(X, Y)				
	15:8	:8 Scoreboard 1 Delta (X, Y)						
	7:0	Scoreboard 0 Delta (X, Y)						
6	31:24	Scoreboard 7	Delta	(X, Y)				
	23:16	Scoreboard 6	Delta	(X, Y)				
	15:8	Scoreboard 5	Delta	(X, Y)				
	7:0	Scoreboard 4	Delta	(X, Y)				
7	31:0	Reserved						
		Format:					MBZ	



VP8 Encoder StreamOut Format

	V	P8 Encoder StreamOut Fo	rmat	
Project:	BDW			
Source:	VideoCS			
Size (in bits):	128			
Default Value:	0x000000	00, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit	Descrip	tion	
0	31:24	MbY		
		Format:		U8
	23:16	MbX		
		Format:		U8
	15:8	MbClock16		
		Format:		U8
	7:3	Reserved		
		Format:	MBZ	
	2	MbRcFlag	·	
		Format:		U1
	1	MBLevelInterMBConformanceFlag		
		Format:		U1
	0	MBLevelIntraMBConformanceFlag		
		Format:		U1
1	31:29	Reserved		
		Format:	MBZ	
	28:16	MB_Residual_BitCount		
		Format:	U13	3
	15:13	Reserved		
		Format:	MBZ	
	12:0	MB_Total_BitCount		
		Format:	U13	3
2	31:25	Reserved		
		Format:	MBZ	
	24:0	Сьр	·	
		Format:	U2!	5
3	31	Reserved		
		Format:	MBZ	
	30	LastMbFlag	•	
		Format:		U1



VP8 Encoder StreamOut Format				
29	IntraMBFlag			
	Format:	U1		
28:24	MBType5Bits			
	Format:	U5		
23:19	Reserved: MBZ			
18	QindexClampHigh			
	Format:	U1		
17	QindexClampLow			
	Format:	U1		
16	CoeffClampStatus			
	Format:	U1		
15:0	Reserved: MBZ			



WD Interrupt Bit Definition

		WD Interrupt Bit Definition				
Source:		PRM				
Size (in b	oits):	8				
Default \	/alu	e: 0x00000000				
The WD	The WD Interrupt Registers all share the same bit definitions from this table.					
DWord	Bit	Description				
0	7	Unused_Int_7 These interrupts are currently unused.				
	6	WD_GTT_Fault This event occurs when a GTT fault is detected.				
	5	WD_Vblank This event occurs at the start of the WD internal vertical blank. This vertical blank starts at capsync and ends at framestart.				
	4	WD_Capture_sync This event occurs when WD counter reached the programmed frame time interval.				
	3	WD_Capturing This event occurs when WD capture starts to capture pixels.				
	2	2 WD_Capture_Complete This event occurs when WD capture completes for the current frame.				
	1	WD_TG_Late_Run This event occurs when capsync for the next frame occurred before WD completed capturing all the pixels in the previous frame.				
	0	WD_WDBOX_Late_Run This event occurs when capsync for the next frame occurred before the wdbox frame completion message was received for the previous frame.				