

## **Intel® UHD Graphics Open Source**

## **Programmer's Reference Manual**

For the 2020 Intel Core™ Processors with Intel Hybrid Technology based on the "Lakefield" Platform

Volume 12: Display Engine

April 2021, Revision 1.0



#### **Notices and Disclaimers**

Intel technologies may require enabled hardware, software or service activation.

No product or component can be absolutely secure.

Code names are used by Intel to identify products, technologies, or services that are in development and not publicly available. These are not "commercial" names and not intended to function as trademarks.

Customer is responsible for safety of the overall system, including compliance with applicable safety-related requirements or standards.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.



### **Table of Contents**

Display Engine	
Terminology	
VGA and Extended VGA Registers	
General Control and Status Registers	
Sequencer Registers	<u>C</u>
Graphics Controller Registers	
Attribute Controller Registers	24
VGA Color Palette Registers	29
CRT Controller Register	33
Display Audio Codec Verbs	55
Block Diagram	55
Codec Node Hierarchy	56
Programming	57
North Display Engine Registers	90
LKF1 Display 11.5 Overview	91
Mode Set	99
Clocks	133
Shared Functions	
Central Power	
Pipe	
Planes	216
Display 11.5+ DSC	243
VDSC	244
Transcoder	250
Audio	285
DisplayPort Transport	296
Digital Display Interface	296
Global Time Code (GTC)	
Display Watermark Programming	326
Display11 Watermark Calculations	
Memory Values	333



## **Display Engine**

## **Terminology**

Term	Description
DP	DisplayPort
SST, DP SST	DisplayPort Single Stream Transport
MST, DP MST	DisplayPort Multi Stream Transport

Register Access Field	Description	Implementation
R/W (Read/Write)	The value written into this register will control hardware and is the same value that will be read.	Write data is stored. Read is from the stored data. Stored value is used to control hardware.
Reserved	Unused register bit. Don't assume a value for these bits. Writes have no effect.	Write data is ignored. Read is zero.
MBZ (Must Be Zero)	Always write a zero to this register.	May be implemented as Reserved or as R/W.
PBC (Preserve Bit Contents)	Software must write the original value back to this bit. This allows new features to be added using these bits.	May be implemented as Reserved or as R/W.
Read Only	The read value is determined by hardware. Writes to this bit have no effect.	Write data is ignored. Read is from a status signal or some other internal source.
Write Only	The value written into this register will control hardware. Reads return zero.	Write data is stored. Read is zero. Stored value is used to control hardware.
R/W Clear (Read/Write Clear)	Sticky status bit. Hardware will set the bit, software can clear it with a write of 1b.	Internal hardware events set a sticky bit. Read is from the sticky bit. A write of 1b clears the sticky bit.
R/W Set (Read/Write Set)	Sticky status bit. Software can set the bit with a write of 1b. Hardware will clear the bit.	A write of 1b sets a sticky bit. Internal hardware events clear a sticky bit. Read is from the sticky bit.



Register Access Field	Description	Implementation
Double Buffered	Write when desired and the written value will take effect at the time of the update point specified in the 'Double Buffer Update Point' parameter.  Reads will return the written value, which is not necessarily the value being currently used to control hardware. Some double-buffered registers have a corresponding "LIVE" read only register that provides the value being use to control hardware.  Some have a specific arming sequence where a write to another register, specified in the 'Double Buffer Armed By' parameter, is required before the update can take place. Once the armed by register is written to, the written values of all registers controlled by that arming will take effect at the time of the double buffer update point. This is used to ensure atomic updates of several registers.  Note: Once armed, by write to the armed by register, the registers controlled by this arming should not be changed until the double buffer update point is reached. If changed, this will disarm the sequence and will require another write to the armed by register to get it to the armed status again.	Two stages of registers used.  Write data is stored into first stage. Read is from the first stage stored data.  First stage stored value is transferred to second stage storage at the double buffer update point.  Second stage stored value is used to control hardware.  Arm/disarm logic may be used for some registers to control the double buffer update point.
Write/Read Status	The value written into this register will control hardware. The read value is determined by hardware.	Write data is stored. Stored value is used to control hardware.  Read is from a status signal or some other internal source.



### **VGA and Extended VGA Registers**

This section describes the registers and the functional operation notations for the observable registers in the VGA section. This functionality is provided as a means for support of legacy applications and operating systems.

It is important to note that these registers in general have the desired effects only when running VGA display modes. The main exceptions to this are the palette interface which allows real mode DOS applications and full screen VGA applications under an OS control running in high resolution (non-VGA) modes to access the palette through the VGA register mechanisms and the use of the ST01 status bits that determine when the VGA enters display enable and sync periods. Other exceptions include the register bits that control the memory accesses through the A000:0000 and B000:0000 memory segments which are used during operating system emulation of VGA for "DOS box" applications.

Some of the functions of the VGA are enabled or defeated through the programming of the VGA control register bits that are located in the MMIO register space.

Given the legacy nature of this function, it has been adapted to the changing environment that it must operate within. The three most notable changes are the addition of high-resolution display mode support, new operating system support, and the use of fixed resolution display devices (such as LCD panels). Additional control bits in the PCI Config space will affect the ability to access the registers and memory aperture associated with VGA.

Mode of Operation	VGA Disable	VGA Display	VGA Registers	Palette (VGA)	VGA Memory	VGA Banking
VGA DOS	No	Yes	Yes	Yes	Yes	No
HiRes DOS	Yes	No	Yes	Yes	No	Yes
Fullscreen DOS	Yes/No	No/Yes	Yes	Yes	Yes	Yes
DOS Emulation	Yes	No	Yes	Yes	Yes	Yes

VGA Display Mode	Dot Clock Select	Dot Clock Range	132 Column Text Support	9-Dot Disable Support	Main Use
Native	VGA Clock Select	25/28 MHz	No	No	Analog CRT (VGA connector)
Centered	Fixed at display Requirements	Product Specific	No	Yes	Digital Display
Upper Left Corner	Fixed at display Requirements	Product Specific	No	Yes	Internal Panel

Native, Centered, and Upper Left Corner support varies from product to product.

Even in the native VGA display operational modes, not all combinations of bit settings result in functional operating modes. VGA display modes have the restriction that they can be used only when all other display planes are disabled.



These registers are accessed via I/O space. The I/O space resides in the PCI compatibility hole and uses only the addresses that were part of the original VGA I/O space (which includes EGA and MDA emulation). Accesses to the VGA I/O addresses are steered to the proper bus and rely on proper setup of bridge registers. Extended VGA registers such as GR10 and GR11 use additional indexes for the already defined I/O addresses. VGA register accesses are allowed as 8 or 16 bit naturally aligned transactions only. Word transactions must have the least significant bit of the address set to zero. DWORD I/O operations should not be performed on these registers.

Some products may support access to these registers through MMIO. The access method varies and is documented elsewhere.

### **General Control and Status Registers**

The setup, enable, and general registers are all directly accessible by the CPU. A sub indexing scheme is not used to read from and write to these registers.

Various bits in these registers provide control over the real-time status of the horizontal sync signal, the horizontal retrace interval, the vertical sync signal, and the vertical retrace interval. The horizontal retrace interval is the period during the drawing of each scan line containing active video data, when the active video data is not being displayed. This period includes the horizontal front and back porches, and the horizontal sync pulse. The horizontal retrace interval is always longer than the horizontal sync pulse. The vertical retrace interval is the period during which the scan lines not containing active video data are drawn. This includes the vertical front porch, back porch, and the vertical sync pulse. The vertical retrace interval is normally longer than the vertical sync pulse.

### ST00 - Input Status 0

Address: 3C2h

Default: 00h

Attributes: Read Only

Bit	Descriptions
7	<b>CRT Interrupt Pending.</b> This bit is here for EGA compatibility and <b>will always return zero</b> . The generation of interrupts was originally enabled, through bits [4,5] of the Vertical Retrace End Register (CR11). This ability to generate interrupts at the start of the vertical retrace interval is a feature that is typically unused by DOS software and therefore is only supported through other means for use under a operating system support.  0 = CRT (vertical retrace interval) interrupt is not pending.  1 = CRT (vertical retrace interval) interrupt is pending
6:5	Reserved. Read as 0s.
4	RGB Comparator / Sense. This bit is here for compatibility and will always return one. Monitor detection must be done be done through the programming of hotplug registers in the MMIO space.  0 = Below threshold  1 = Above threshold
3:0	Reserved. Read as 0s.



### ST01 - Input Status 1

**Address:** 3BAh/3DAh

**Default:** 00h

**Attributes: Read Only** 

The address selection is dependent on CGA or MDA emulation mode as selected via the MSR register.

Bit	Descriptions
7	Reserved (as per VGA specification). Read as 0s.
6	Reserved. Read as 0.
5:4	<b>Video Feedback 1, 0.</b> These bits are connected to 2 of the 8 color bits sent to the palette. Bits 4 and 5 of the Color Plane Enable Register (AR12) selects which two of the 8 possible color bits become connected to these 2 bits of this register. These bits exist for EGA compatibility.
3	Vertical Retrace/Video.  0 = VSYNC inactive (Indicates that a vertical retrace interval is not taking place).  1 = VSYNC active (Indicates that a vertical retrace interval is taking place).  VGA pixel generation is not locked to the display output but is loosely coupled. A VSYNC indication may not occur during the actual VSYNC going to the display but during the VSYNC that is generated as part of the VGA pixel generation. The exact relationship will vary with the VGA display operational mode. This status bit will remain active when the VGA is disabled and the device is running in high resolution modes (non-VGA) to allow for applications that (now incorrectly) use these status registers bits. In this case, the status will come from the pipe that the VGA is assigned to.  Bits 4 and 5 of the Vertical Retrace End Register (CR11) previously could program this bit to generate an interrupt at the start of the vertical retrace interval. This ability to generate interrupts at the start of the vertical retrace interval is a feature that is largely unused by legacy software. Interrupts are not supported through the VGA register bits.

- 2:1 **Reserved.** Read as 0s.
- Display Enable Output. Display Enable is a status bit (bit 0) in VGA Input Status Register 1 that indicates when either a horizontal retrace interval or a vertical retrace interval is taking place. This bit was used with the EGA graphics system (and the ones that preceded it, including MDA and CGA). In those cases, it was important to check the status of this bit to ensure that one or the other retrace intervals was taking place before reading from or writing to the frame buffer. In these earlier systems, reading from or writing to the frame buffer at times outside the retrace intervals meant that the CRT controller would be denied access to the frame buffer. Those behaviors resulted in either "snow" or a flickering display. This bit provides compatibility with software designed for those early graphics controllers. This bit is currently used in DOS applications that access the palette to prevent the sparkle associated with read and write accesses to the palette RAM with the same address on the same clock cycle.

This status bit remains active when the VGA display is disabled and the device is running in high resolution modes (non-VGA) to allow for applications that (now considered incorrect) use these status registers bits. In this case, the status will come from the pipe that the VGA is assigned to. When in panel fitting VGA or centered VGA operation, the meaning of these bits will not be consistent with native VGA timings.

- 0 = Active display data is being sent to the display. Neither a horizontal retrace interval or a vertical retrace interval is currently taking place.
- 1 = Either a horizontal retrace interval (horizontal blanking) or a vertical retrace interval (vertical blanking) is



Bit	Descriptions
	currently taking place.

#### **FCR - Feature Control**

Address: 3BAh/3DAh - Write; 3CAh - Read

**Default:** 00h

**Attributes:** Read/Write

The address used for writes is dependent on CGA or MDA emulation mode as selected via the MSR register. In the original EGA, bits 0 and 1 were used as part of the feature connector interface. Feature connector is not supported in these devices and those bits will always read as zero.

Bit	Descriptions			
7:4	Reserved. Read as 0.			
3	<b>VSYNC Control.</b> This bit is provided for compatibility only and has no other function. Reads and writes to this bit have no effect other than to change the value of this bit. The previous definition of this bit selected the output on the VSYNC pin.			
	0 = Was used to set VSYNC output on the VSYNC pin (default).			
	1 = Was used to set the logical 'OR' of VSYNC and Display Enable output on the VSYNC pin. This capability was not typically very useful.			
2:0	Reserved. Read as 0.			



### **MSR** - Miscellaneous Output

Address: 3C2h - Write; 3CCh - Read

**Default:** 00h

**Attributes:** Read/Write

### Bit **Descriptions CRT VSYNC Polarity.** This is a legacy function that is used in native VGA modes. For most cases, sync polarity will be controlled by the port control bits. The VGA settings can be optionally selected for compatibility with the original VGA when used in the VGA native mode. Sync polarity was used in VGA to signal the monitor how many lines of active display are being generated. 0 = Positive Polarity (default). 1 = Negative Polarity. CRT HSYNC Polarity. This is a legacy function that is used in native VGA modes. For most cases, sync polarity will be controlled by the port control bits. The VGA settings can be optionally selected for compatibility with the original VGA when used in the VGA native mode. 0 = Positive Polarity (default). 1 = Negative Polarity Page Select. In Odd/Even Memory Map Mode 1 (GR6), this bit selects the upper or lower 64 KB page in display memory for CPU access: 0 = Upper page (default) 1 = Lower page. Selects between two 64KB pages of frame buffer memory during standard VGA odd/even modes (modes 0h through 5h). Bit 1 of register GR06 can also program this bit in other modes. This bit is would normally set to 1 by the software. **Reserved.** Read as 0. 3:2 | Clock Select. These bits can select the dot clock source for the CRT interface. The bits should be used to select the dot clock in standard native VGA modes only. When in the centering or upper left corner modes, these bits should be set to have no effect on the clock rate. The actual frequencies that these bits select, if they have any affect at all, is programmable through the PLL MMIO registers. 00 = CLK0, 25.175 MHz (for standard VGA modes with 640 pixel (8-dot) horizontal resolution) (default) 01 = CLK1, 28.322 MHz. (for standard VGA modes with 720 pixel (9-dot) horizontal resolution) 10 = Was used to select an external clock (now unused) 11 = Reserved



Bit	Descriptions
1	<b>A0000-BFFFFh Memory Access Enable.</b> VGA Compatibility bit enables access to video memory (frame buffer) at A0000-BFFFFh. When disabled, accesses to VGA memory are blocked in this region. This bit is independent of and does not block CPU access to the video linear frame buffer at other addresses.
	0 = Prevent CPU access to memory/registers/ROM through the A0000-BFFFF VGA memory aperture (default).
	1 = Allow CPU access to memory/registers/ROM through the A0000-BFFFF VGA memory aperture. This memory must be mapped as UC by the CPU.
0	I/O Address Select. This bit selects 3Bxh or 3Dxh as the I/O address for the CRT Controller registers, the Feature Control Register (FCR), and Input Status Register 1 (ST01). Presently ignored (whole range is claimed) but will "ignore" 3Bx for color configuration or 3Dx for monochrome.  It is typical in AGP chipsets to shadow this bit and properly steer I/O cycles to the proper bus for operation where a MDA exists on another bus such as ISA.
	0 = Select 3Bxh I/O address (MDA emulation) (default).
	1 = Select 3Dxh I/O address (CGA emulation).

In standard VGA modes using the analog VGA connector, bits 7 and 6 indicate which of the three standard VGA vertical resolutions the standard VGA display should use. Extended modes, including those with a vertical resolution of 480 scan lines, may use a setting of 0 for both of these bits. Different connector standards and timing standards specify the proper use of sync polarity. This setting was "reserved" in the VGA standard.

### **Analog CRT Display Sync Polarities**

V	Н	Display	<b>Horizontal Frequency</b>	<b>Vertical Frequency</b>
Р	Р	200 Line	15.7 KHz	60 Hz
N	Р	350 Line	21.8 KHz	60 Hz
Р	Ν	400 Line	31.5 KHz	70 Hz
Ν	Ν	480 Line	31.5 KHz	60 Hz



### **Sequencer Registers**

To access registers the VGA Sequencer Index register (SRX) at address 3C4h is written with the index of the desired register. Then the desired register is accessed through the data port for the sequencer registers at address 3C5.

### **SRX** - Sequencer Index

Address: 3C4h

Default: 00h

**Attributes:** Read/Write

Bit	Description
7:3	Reserved. Read as 0s.
2:0	Sequencer Index. This field contains a 3-bit Sequencer Index value used to access sequencer data registers at
	indices 0 through 7.

## **SR00 - Sequencer Reset**

**Address:** 3C5h(Index=00h)

**Default:** 00h

**Attributes:** Read/Write

Bit	Descriptions
7:2	Reserved. Read as 0.
1	<b>Reserved.</b> Reserved for VGA compatibility (was reset).
0	<b>Reserved.</b> Reserved for VGA compatibility. (was reset)

### **SR01 - Clocking Mode**

**Address:** 3C5h (Index=01h)

Default: 00h

Bit	Descriptions
7:6	Reserved. Read as 0s.
5	Screen Off.
	0 = Normal Operation (default).
	1 = Disables video output (blanks the screen) and turns off display data fetches. Synchronization pulses to the display, however, are maintained. Setting this bit to 1 had been used as a way to more rapidly update and improve CPU access performance to the frame buffer during VGA modes. In non-VGA modes (VGA Disable=1),



Bit **Descriptions** this bit has no effect. Before the VGA is disabled through the MMIO VGA control register, this bit should be set to stop the memory accesses from the display. The following sequence must be used when disabling the VGA plane. 1. Write SR01 to set bit 5 = 1 to disable video output. 2. Wait for 100us. 3. Disable the VGA plane via Bit 31 of the MMIO VGA control register (location found in the MMIO display register programming specification). Shift 4. 0 = Load video shift registers every 1 or 2 character clocks (depending on bit 2 of this register) (default). 1 = Load shift registers every 4th character clock. Dot Clock Divide. Setting this bit to 1 stretches doubles all horizontal timing periods that are specified in the VGA horizontal CRTC registers. This bit is used in standard VGA 40-column text modes to stretch timings to create horizontal resolutions of either 320 or 360 pixels (as opposed to 640 or 720 pixels, normally used in standard VGA 80-column text modes). The effect of this is that there will actually be twice the number of pixels sent to the display per line. 0 = Pixel clock is left unaltered (used for 640 (720) pixel modes); (default). 1 = Pixel clock divided by 2 (used for 320 (360) pixel modes). **Shift Load.** Bit 4 of this register must be 0 for this bit to be effective. 0 = Load video data shift registers every character clock (default). 1 = Load video data shift registers every other character clock. **Reserved.** Read as 0. 8/9 Dot Clocks. This bit determines whether a character clock is 8 or 9 dot clocks long if clock doubling is disabled and 16 or 18 clocks if it is. This also changes the interpretation of the pixel panning values (see chart). An additional control bit determines if this bit is to be ignored and 8-dot characters are to be used always. The 9-dot disable would be used when doubling the horizontal pixels on a 1280 wide display or non-doubling on a 640 wide display. Panning however will occur according to the expected outcome. 0 = 9 dot clocks (9 horizontal pixels) per character in text modes with a horizontal resolution of 720 pixels. 1 = 8 dot clocks (8 horizontal pixels) per character in text or graphics modes with a horizontal resolution of 640 pixels.



### SR02 - Plane/Map Mask

Address: 3C5h (Index=02h)

Default: 00h

Attributes: Read/Write

Bit	Descriptions
7:4	Reserved. Read as 0s.
3:0	Memory Planes [3:0] Processor Write Access Enable. In both the Odd/Even Mode and the Chain 4 Mode, these bits still control access to the corresponding color plane.  0 = Disable.  1 = Enable.  This register is referred to in the VGA standard as the Map Mask Register.

#### **SR03 - Character Font**

**Address:** 3C5h (index=03h)

**Default:** 00h

Attributes: Read/Write

In text modes, bit 3 of the video data's attribute byte normally controls the foreground intensity. This bit may be redefined to control switching between character sets. This latter function is enabled whenever there is a difference in the values of the Character Font Select A and the Character Font Select B bits. If the two values are the same, the character select function is disabled and attribute bit 3 controls the foreground intensity.

Bit 1 of the Memory Mode Register (SR04) must be set to 1 for the character font select function of this register to be active. Otherwise, only character maps 0 and 4 are available.

Bit			Descriptions	
7:6	Reserved. R	Read as Os.		
3:2,5 Character Map Select Bits for Character Map B. These three bits are used to select the character generator tables) to be used as the secondary character set (font). The numbering not sequential.				·
	Bit [3:2,5]	Map Number	<b>Table Location</b>	
	00,0	0	1st 8KB of plane 2 at offset 0 (default)	
	00,1	4	2nd 8KB of plane 2 at offset 8K	
	01,0	1	3rd 8KB of plane 2 at offset 16K	
	01,1	5	4th 8KB of plane 2 at offset 24K	
	10,0	2	5th 8KB of plane 2 at offset 32K	
	10,1	6	6th 8KB of plane 2 at offset 40K	
	11,0	3	7th 8KB of plane 2 at offset 48K	



Bit			Descriptions	
	11,1	7	8th 8KB of plane 2 at offset 56K	
1:0,4		•	<b>for Character Map A.</b> These three bits to be used as the primary character se	are used to select the character map t (font). The numbering of the maps is not
	Bit [1:0,4]	Map Number	<b>Table Location</b>	
	00,0	0	1st 8KB of plane 2 at offset 0 (default)	
	00,1	4	2nd 8KB of plane 2 at offset 8K	
	01,0	1	3rd 8KB of plane 2 at offset 16K	
	01,1	5	4th 8KB of plane 2 at offset 24K	
	10,0	2	5th 8KB of plane 2 at offset 32K	
	10,1	6	6th 8KB of plane 2 at offset 40K	
	11,0	3	7th 8KB of plane 2 at offset 48K	
	11,1	7	8th 8KB of plane 2 at offset 56K	

## **SR04 - Memory Mode Register**

**Address:** 3C5h (index=04h)

**Default:** 00h

Bit	Description
7:4	Reserved. Read as 0.
3	Chain 4 Mode. The selections made by this bit affect both CPU Read and write accesses to the frame buffer.  0 = The manner in which the frame buffer memory is mapped is determined by the setting of bit 2 of this register (default).  1 = The frame buffer memory is mapped in such a way that the function of address bits 0 and 1 are altered so that they select planes 0 through 3. This setting is used in mode x13 to allow all four planes to be accessed via sequential addresses.
2	Odd/Even Mode. Bit 3 of this register must be set to 0 for this bit to be effective. The selections made by this bit affect only non-paged CPU accesses to the frame buffer through the VGA aperture.  0 = The frame buffer memory is mapped in such a way that the function of address bit 0 such that even addresses select planes 0 and 2 and odd addresses select planes 1 and 3 (default).  1 = Addresses sequentially access data within a bit map, and the choice of which map is accessed is made according to the value of the Plane Mask Register (SR02).
1	Extended Memory Enable. This bit must be set to 1 to enable the selection and use of character maps in plane 2 via the Character Map Select Register (SR03).  0 = Disable CPU accesses to more than the first 64KB of VGA standard memory (default).  1 = Enable CPU accesses to the rest of the 256KB total VGA memory beyond the first 64KB.
0	Reserved. Read as 0.



#### SR07 - Horizontal Character Counter Reset

**Address:** 3C5h (index=07h)

**Default:** 00h

Attributes: Read/Write

For standard VGAs, writing this register (with any data) causes the horizontal character counter to be held in reset (the character counter output will remain 0). It remained in reset until a write occurred to any other sequencer register location with SRX set to an index of 0 through 6. In this implementation that sequence has no such special effect.

The vertical line counter is clocked by a signal derived from the horizontal display enable (which does not occur if the horizontal counter is held in reset). Therefore, if a write occurs to this register during the vertical retrace interval, both the horizontal and vertical counters will be set to 0. A write to any other sequencer register location (with SRX set to an index of 0 through 6) may then be used to start both counters with reasonable synchronization to an external event via software control. Although this was a standard VGA register, it was not documented.

Bit	Description
7:0	<b>Horizontal Character Counter.</b>

### **Graphics Controller Registers**

Accesses to the registers of the VGA Graphics Controller are done through the use of address 3CEh written with the index of the desired register. Then the desired register is accessed through the data port for the graphics controller registers at address 3CFh. Indexes 10 and 11 must only be accessed through the I/O space.

### **GRX - GRX Graphics Controller Index Register**

Address: 3CEh

**Default:** 

000UUUUUb (U=Undefined)

Bit	Description
7:5	Reserved. Read as 0.
	<b>Graphics Controller Register Index.</b> This field selects any one of the graphics controller registers (GR00-GR18) to be accessed via the data port at address 3CFh.



### **GR00 - Set/Reset Register**

Address: 3CFh (index=00h)

Default: 0Uh (U=Undefined)

**Attributes:** Read/Write

Bit	Description
7:4	Reserved. Read as 0.
3:0	<b>Set/Reset Plane [3:0].</b> When the Write Mode bits (bits 0 and 1) of the Graphics Mode Register (GR05) are set to select Write Mode 0, all 8 bits of each byte of each memory plane are set to either 1 or 0 as specified in the corresponding bit in this register, if the corresponding bit in the Enable Set/Reset Register (GR01) is set to 1.
	When the Write Mode bits (bits 0 and 1) of the Graphics Mode Register (GR05) are set to select Write Mode 3, all CPU data written to the frame buffer is rotated, then logically ANDed with the contents of the Bit Mask Register (GR08), and then treated as the addressed data's bit mask, while value of these four bits of this register are treated as the color value.

### **GR01 - Enable Set/Reset Register**

Address: 3CFh (Index=01h)

Default: 0Uh (U=Undefined)

Bit	Description
7:4	Reserved. Read as 0.
3:0	Enable Set/Reset Plane [3:0].
	This register works in conjunction with the Set/Reset Register (GR00). The Write Mode bits (bits 0 and 1) must be set for Write Mode 0 for this register to have any effect.
	0 = The corresponding memory plane can be read from or written to by the CPU without any special bitwise operations taking place.
	1 = The corresponding memory plane is set to 0 or 1 as specified in the Set/Reset Register (GR00).



### **GR02 - Color Compare Register**

Address: 3CFh (Index=02h)
Default: 0Uh (U=Undefined)

**Attributes:** Read/Write

Bit	Description
7:4	Reserved. Read as 0.
3:0	<b>Color Compare Plane [3:0].</b> When the Read Mode bit (bit 3) of the Graphics Mode Register (GR05) is set to select Read Mode 1, all 8 bits of each byte of each of the 4 memory planes of the frame buffer corresponding to the address from which a CPU read access is being performed are compared to the corresponding bits in this register (if the corresponding bit in the Color Don't Care Register (GR07) is set to 1).
	The value that the CPU receives from the read access is an 8-bit value that shows the result of this comparison, wherein value of 1 in a given bit position indicates that all of the corresponding bits in the bytes across all of the memory planes that were included in the comparison had the same value as their memory plane's respective bits in this register.

### **GR03 - Data Rotate Register**

Address: 3CFh (Index=03h)

Default: 0Uh (U=Undefined)

Bit	Description
7:5	Reserved. Read as 0.
4:3	<b>Function Select.</b> These bits specify the logical function (if any) to be performed on data that is meant to be written to the frame buffer (using the contents of the memory read latch) just before it is actually stored in the frame buffer at the intended address location.
	00 = Data being written to the frame buffer remains unchanged, and is simply stored in the frame buffer.
	01 = Data being written to the frame buffer is logically ANDed with the data in the memory read latch before it is actually stored in the frame buffer.
	10 = Data being written to the frame buffer is logically ORed with the data in the memory read latch before it is actually stored in the frame buffer.
	11 = Data being written to the frame buffer is logically XORed with the data in the memory read latch before it is actually stored in the frame buffer.



Bit	Description
2:0	<b>Rotate Count.</b> These bits specify the number of bits to the right to rotate any data that is meant to be written to the frame buffer just before it is actually stored in the frame buffer at the intended address location.

## **GR04** - Read Plane Select Register

Address: 3CFh (Index=04h)

Default: 0Uh (U=Undefined)

Bit	Description
7:2	Reserved. Read as 0.
1:0	<b>Read Plane Select.</b> These two bits select the memory plane from which the CPU reads data in Read Mode 0. In Odd/Even Mode, bit 0 of this register is ignored. In Chain 4 Mode, both bits 1 and 0 of this register are ignored. The four memory planes are selected as follows:
	00 = Plane 0
	01 = Plane 1
	10 = Plane 2
	11 = Plane 3
	These two bits also select which of the four memory read latches may be read via the Memory read Latch Data Register (CR22). The choice of memory read latch corresponds to the choice of plane specified in the table above. The Memory Read Latch Data register and this additional function served by 2 bits are features of the VGA standard that were never documented.



### **GR05 - Graphics Mode Register**

Address: 3CFh (Index=05h)

Default: 0UUU U0UUb (U=Undefined)

ad/Write	e								
Bit	Description								
7	Reserv	<b>red.</b> Read as	0.						
6:5	memo	Register Cor ry planes to : in which da	the palette	via a set of 4	serial outp	ut bits. Thes	se 2 bits of t	his register	control the
	Bits [6	:5]=00							
	palette memo	t of data at a via the 4 se ry plane. Thi colors per pix	rial output l s provides a	oits, with 1 c	of each of th	e serial outp	out bits corr	esponding t	o a
	Serial								
	Out	1st Xfer	2nd Xfer	3rd Xfer	4th Xfer	5th Xfer	6th Xfer	7th Xfer	8th Xfer
	Bit 3	plane3 bit7	•	plane3 bit5	•	•	•	•	plane3 bit0
	Bit 2	plane2 bit7	•	plane2 bit5	•	•	•	•	plane2 bit0
	Bit 1	plane1 bit7	•	plane1 bit5	•	•	•	•	plane1 bit0
	Bit 0	plane0 bit7	plane0 bit6	plane0 bit5	plane0 bit4	plane0 bit3	plane0 bit2	plane0 bit1	plane0 bit0
	Bits [6	:5]=01							
	palette and 3. via ser byte in odd-no respec via ser	ts of data at e in a pattern First the eve ial output bit memory pla umbered bit tively, while ial out bits 1 ransfer, maki	that alternate numbered to 0 and 1, red ane 2 are trained to 5 and 1, red and 2 are trained the even-number and 3. This	ates per byted and odd-respectively, ansferred via memory pumbered and provides a provid	e between n numbered bi while the ev n serial outpo lane 1 are to d odd-numb pair of 2-bit	nemory plar its of a byte ven-number ut bits 2 and ransferred vi pered bits of values (one	nes 0 and 2, in memory ed and odd d 3. Next, the ia serial out memory pl	and memor plane 0 are -numbered e even-num out bits 0 an ane 3 are tra	y planes 1 transferred bits of a bered and id 1, ansferred
	Serial								
	Out	1st Xfer	2nd Xfer	3rd Xfer	4th Xfer	5th Xfer	6th Xfer	7th Xfer	8th Xfer
	Bit 3	plane2 bit7	plane2 bit5	plane2 bit3	plane2 bit1	plane3 bi7t	plane3 bit5	plane3 bit3	plane3 bit1
	Bit 2	plane2 bit6	plane2 bit4	plane2 bit2	plane2 bit0	plane3 bit6	plane3 bit4	plane3 bit2	plane3 bit0
						-			•
	Bit 1	plane0 bit7	plane0 bit5	plane0 bit3	plane0 bit1	plane1 bit7	plane1 bit5	plane1 bit3	•



Bit	Description								
	This alternating pattern is meant to accommodate the use of the Odd/Even mode of organizing the 4 memory planes, which is used by standard VGA modes 2h and 3h.								
	Bits [6:5]=1x								
	Four bits of data at a time from parallel bytes in each of the 4 memory planes are transferred to the palette in a pattern that iterates per byte through memory planes 0 through 3. First the 4 most significant bits of a byte in memory plane 0 are transferred via the 4 serial output bits, followed by the 4 least significant bits of the same byte. Next, the same transfers occur from the parallel byte in memory planes 1, 2 and lastly, 3. Each transfer provides either the upper or lower half of an 8 bit value for the color for each pixel, making possible a choice of 1 of 256 colors per pixel. This is the setting used in mode x13.								
	Serial								
	Out 1st Xfer 2nd Xfer 3rd Xfer 4th Xfer 5th Xfer 6th Xfer 7th Xfer 8th Xfer								
	Bit 3 plane0 bit7 plane0 bit3 plane1 bit7 plane1 bit3 plane2 bit7 plane2 bit3 plane3 bit7 plane3 b3i								
	Bit 2 plane0 bit6 plane0 bit2 plane1 bit6 plane1 bit2 plane2 bit6 plane2 bit6 plane3 bit6 plane3 bit6								
	Bit 1 plane0 bit5 plane0 bit1 plane1 bit5 plane1 bit1 plane2 bit5 plane2 bit1 plane3 bit5 plane3 bit								
	Bit 0 plane0 bit4 plane0 bit0 plane1 bit4 plane1 bit0 plane2 bit4 plane2 bit0 plane3 bit4 plane3 bit4								
	This pattern is meant to accommodate mode 13h, a standard VGA 256-color graphics mode.								
4	Odd/Even Mode.								
	0 = Addresses sequentially access data within a bit map, and the choice of which map is accessed is made according to the value of the Plane Mask Register (SR02).								
	1 = The frame buffer is mapped in such a way that the function of address bit 0 is such that ever addresses select memory planes 0 and 2 and odd addresses select memory planes 1 and 3.								
	This works in a way that is the inverse of (and is normally set to be the opposite of) bit 2 of the Memory Mode Register (SR02).								
3	Read Mode.								
	0 = During a CPU read from the frame buffer, the value returned to the CPU is data from the memory plane selected by bits 1 and 0 of the Read Plane Select Register (GR04).								
	During a CPU read from the frame buffer, all 8 bits of the byte in each of the 4 memory planes corresponding to the address from which a CPU read access is being performed are compared to the corresponding bits in this register (if the corresponding bit in the Color Don't Care Register (GR07) is set to 1). The value that the CPU receives from the read access is an 8-bit value that shows the result of this comparison. A value of 1 in a given bit position indicates that all of the corresponding bits in the bytes across all 4 of the memory planes that were included in the comparison had the same value as their memory plane's respective bits in this register.								



Bit		Description					
1:0	Write Mode.						
	00 =	Write Mode 0 - During a CPU write to the frame buffer, the addressed byte in each of the 4 memory planes is written with the CPU write data after it has been rotated by the number of counts specified in the Data Rotate Register (GR03). If, however, the bit(s) in the Enable Set/Reset Register (GR01) corresponding to one or more of the memory planes is set to 1, then those memory planes will be written to with the data stored in the corresponding bits in the Set/Reset Register (GR00).					
	01 =	Write Mode 1 - During a CPU write to the frame buffer, the addressed byte in each of the 4 memory planes is written to with the data stored in the memory read latches. (The memory read latches stores an unaltered copy of the data last read from any location in the frame buffer.)					
	10 =	Write Mode 2 - During a CPU write to the frame buffer, the least significant 4 data bits of the CPU write data is treated as the color value for the pixels in the addressed byte in all 4 memory planes. The 8 bits of the Bit Mask Register (GR08) are used to selectively enable or disable the ability to write to the corresponding bit in each of the 4 memory planes that correspond to a given pixel. A setting of 0 in a bit in the Bit Mask Register at a given bit position causes the bits in the corresponding bit positions in the addressed byte in all 4 memory planes to be written with value of their counterparts in the memory read latches. A setting of 1 in a Bit Mask Register at a given bit position causes the bits in the corresponding bit positions in the addressed byte in all 4 memory planes to be written with the 4 bits taken from the CPU write data to thereby cause the pixel corresponding to these bits to be set to the color value.					
	11 =	Write Mode 3 - During a CPU write to the frame buffer, the CPU write data is logically ANDed with the contents of the Bit Mask Register (GR08). The result of this ANDing is treated as the bit mask used in writing the contents of the Set/Reset Register (GR00) are written to addressed byte in all 4 memory planes.					



### **GR06 - Miscellaneous Register**

Address: 3CFh (Index=06h)

Default: 0Uh (U=Undefined)

Bit	Description
7:4	Reserved. Read as 0s.
3:2	Memory Map Mode. These 2 bits control the mapping of the VGA address range for frame buffer into the CPU address space as follows:
	00 = A0000h - BFFFFh
	01 = A0000h - AFFFFh
	10 = B0000h - B7FFFh
	11 = B8000h - BFFFFh
	This function is used in standard VGA modes, extended VGA modes (132 column text), and in non-VGA modes (hi-res). 132 column text modes are no longer supported.
	VGA aperture memory accesses are also controlled by the PCI configuration Memory Enable bit and MSR<1>.
	For accesses using GR10 and GR11 to paged VGA RAM or to device MMIO registers, set these bits to 01 to select the (A0000-AFFFF) range.
	The CPU must map this memory as uncacheable (UC).
1	Chain Odd/Even.  This bit provides the ability to alter the interpretation of address bit A0, so that it may be used in selecting between the odd-numbered memory planes (planes 1 and 3) and the even-numbered memory planes (planes 0 and 2).
	0 = A0 functions normally.
	1 = A0 is switched with a high order address bit, in terms of how it is used in address decoding. The result is that A0 is used to determine which memory plane is being accessed
	(A0=0 for planes 0 and 2 and A0=1 for planes 1 and 3).
0	<b>Graphics/Text Mode.</b> This is one of two bits that are used to determine if the VGA is operating in text or graphics modes. The other bit is in AR10[0], these two bits need to be programmed in a consistent manner to achieve the proper results.
	0 = Text mode.
	1 = Graphics mode.



## **GR07 - Color Don't Care Register**

Address: 3CFh (Index=07h)

Default: 0Uh (U=Undefined)

# **Attributes:** Read/Write

Bit	Description
7:4	Reserved. Read as 0.
3:0	<b>Ignore Color Plane [3:0].</b> These bits have effect only when bit 3 of the Graphics Mode Register (GR05) is set to 1 to select read mode 1.
	0 = The corresponding bit in the Color Compare Register (GR02) will not be included in color comparisons.
	1 = The corresponding bit in the Color Compare Register (GR02) is used in color comparisons.

## **GR08 - Bit Mask Register**

Address: 3CFh (Index=08h)

Default: Undefined

Bit	Description
7:0	Bit Mask.
	0 = The corresponding bit in each of the 4 memory planes is written to with the corresponding bit in the memory read latches.
	1 = Manipulation of the corresponding bit in each of the 4 memory planes via other mechanisms is enabled.
	This bit mask applies to any writes to the addressed byte of any or all of the 4 memory planes, simultaneously.
	This bit mask is applicable to any data written into the frame buffer by the CPU, including data that is also subject to rotation, logical functions (AND, OR, XOR), and Set/Reset. To perform a proper read-modify-write cycle into frame buffer, each byte must first be read from the frame buffer by the CPU (and this will cause it to be stored in the memory read latches), this Bit Mask Register must be set, and the new data then written into the frame buffer by the CPU.



### **GR10 - Address Mapping**

Address: 3CFh (Index=10h)

Default: 00h **Attributes:**Read/Write

This register must only be accessed using I/O operations.

Bit	Description
7:4	Page Select Extension - Unused These bits form the upper bits of a 12-bit page selection value. When combined with the GR11 <7:0> bits they define the offset into stolen memory to the 64KB page that is accessible via the VGA Memory paging mechanism. These bits are ignored.
3	Reserved
2:1	Paging Map Target. When paging is enabled, these bits determine the target for data cycle accesses through the VGA memory aperture.
	VGA graphics memory starts from the base of graphics data stolen memory defined in the PCI configuration BDSM register.
	VGA display uses the first four 64KB pages of VGA graphics memory.
	00 = VGA Graphics Memory
	01 = Reserved
	10 = Reserved
	11 = Reserved
0	Page Mapping Enable. This mode allows the mapping of the VGA memory address space.
	Once this is enabled, no VGA memory address swizzle will be performed, addresses are directly mapped to memory.
	A single paging register is used to map the 64KB [A0000:AFFFF] window. An internal address is generate using GR11 as the address lines extension to the lower address lines of the access A[15:2].
	When mapping is enabled, the B0000:BFFFF area must be disabled using GR06<3:2>=01. The use of addresses in the A0000-BFFFF range require that both the graphics device PCI configuration memory enable and MSR<1> be enabled.
	0 = Disable (default)
	1 = Enable



### **GR11 - Page Selector**

Address: 3CFh (Index=11h)

Default: 00h **Attributes:**Read/Write

This register must only be accessed using I/O operations.

Bit	Description
7	Reserved
6:0	Page Select.
	When concatenated with the GR10<7:4> bits, selects a 64KB window within target area when Page Mapping is
	enabled (GR10[0]=1).
	This requires that the graphics device PCI configuration space memory enable, the GR06<3:2> bits to be 01
	(select A0000-AFFFF only), and the MSR<1:1> bit to be set.
	This register provides the Address[22:16] bits for the access.
	VGA paging of frame buffer memory is for non-VGA packed modes only and should not be enabled when
	using basic VGA modes.

### **GR18 - Software Flags**

Address: 3CFh (Index=18h)

Default: 00h **Attributes:**Read/Write

Bit	Description
	<b>Software Flags.</b> Used as scratch pad space in video BIOS. These bits are separate from the bits which appear in the MMIO space. They are used specifically by the SMI BIOS which does not have access to MMIO at the time they are required. These register bits have no effect on H/W operation.



### **Attribute Controller Registers**

Unlike the other sets of indexed registers, the attribute controller registers are not accessed through a scheme employing entirely separate index and data ports. Address 3C0h is used both as the read and write for the index register, and as the write address for the data port. Address 3C1h is the read address for the data port.

To write to the attribute controller registers, the index of the desired register must be written to address 3C0h, and then the data is written to the very same address. A flip-flop alternates with each write to address 3C0h to change its function from writing the index to writing the actual data, and back again. This flip-flop may be deliberately set so that address 3C0h is set to write to the index (which provides a way to set it to a known state) by performing a read operation from Input Status Register 1 (ST01) at address 3BAh or 3DAh, depending on whether the graphics system has been set to emulate an MDA or a CGA as per MSR[0].

To read from the attribute controller registers, the index of the desired register must be written to address 3C0h, and then the data is read from address 3C1h. A read operation from address 3C1h does not reset the flip-flop to writing to the index. Only a write to 3C0h or a read from 3BAh or 3DAh, as described above, will toggle the flip-flop back to writing to the index.

### **ARX - Attribute Controller Index Register**

Address: 3C0h

**Default:** 

00UU UUUUb (U=Undefined)

Bit	Description	
7:6	Reserved. Read as 0s.	
5	<b>Video Enable.</b> In the VGA standard, this is called the "Palette Address Source" bit. Clearing this bit will cause the VGA display data to become all 00 index values. For the default palette, this will cause a black screen. The video timing signals continue. Another control bit will turn video off and stop the data fetches	
	0 = Disable. Attribute controller color registers (AR[00:0F]) can be accessed by the CPU.  1 = Enable. Attribute controller color registers (AR[00:0F]) are inaccessible by the CPU.	
4:0	Attribute Controller Register Index. These five bits are used to select any one of the attribute controller registers (AR[00:14]), to be accessed.	



### AR[00:0F] - Palette Registers [0:F]

Address: Read at 3C1h and Write at 3C0h; (index=00h-0Fh)

Default: 00UU UUUUb (U=Undefined)

# **Attributes:** Read/Write

Bit	Description
7:6	Reserved. Read as 0.
Palette Bits P[5:0]. In each of these 16 registers, these are the lower 6 of 8 bits that are use text attributes or pixel color input values (for modes that use 16 colors) to the 256 possible to be selected in the palette.	
	Bits 3 and 2 of the Color Select Register (AR14) supply bits P7 and P6 for the values contained in all 16 of these registers. Bits 1 and 0 of the Color Select Register (AR14) can also replace bits P5 and P4 for the values contained in all 16 of these registers, if bit 7 of the Mode Control Register (AR10) is set to 1.

### **AR10 - Mode Control Register**

Address: Read at 3C1h and Write at 3C0h; (index=10h)

Default: UUh (U=Undefined)

Bit	Description	
7	Palette Bits P5, P4 Select.	
	<b>0</b> = P5 and P4 for each of the 16 selected colors (for modes that use 16 colors) are individually provided by bits 5 and 4 of their corresponding Palette Registers (AR[00:0F]).	
	<b>1</b> = P5 and P4 for all 16 of the selected colors (for modes that use 16 colors) are provided by bits 1 and 0 of Color Select Register (AR14).	
6	Pixel Width/Clock Select.	
	<b>0</b> = Six bits of video data (translated from 4 bits via the palette) are output every dot clock.	
	<b>1</b> = Two sets of 4 bits of data are assembled to generate 8 bits of video data which is output every other dot clock, and the Palette Registers (AR[00:0F]) are bypassed.	
	elocity and the Falette Registers (Faletses) and Sypassed.	



Bit	Description			
5	Pixel Panning Compatibility.			
	<b>0</b> = Scroll both the upper and lower screen regions horizontally as specified in the Pixel Panning Register (AR13).			
	1 = Scroll only the upper screen region horizontally as specified in the Pixel Panning Register (AR13).			
	This bit has application only when split-screen mode is being used, where the display area is divided into distinct upper and lower regions which function somewhat like separate displays.			
4	Reserved. Read as 0.			
3	Enable Blinking/Select Background Intensity.			
	<b>0</b> = Disables blinking in graphics modes, and for text modes, sets bit 7 of the character attribute bytes to control background intensity, instead of blinking.			
	<b>1</b> = Enables blinking in graphics modes and for text modes, sets bit 7 of the character attribute bytes to control blinking, instead of background intensity.			
	The blinking rate is derived by dividing the VSYNC signal. The Blink Rate Control field of the VGA control register defines the blinking rate.			
2	Enable Line Graphics Character Code.			
	<b>0</b> = Every 9th pixel of a horizontal line (i.e., the last pixel of each horizontal line of each 9-pixel wide character box) is assigned the same attributes as the background of the character of which the given pixel is a part.			
	<b>1</b> = Every 9th pixel of a horizontal line (i.e., the last pixel of each horizontal line of each 9-pixel wide character box) is assigned the same attributes as the 8th pixel if the character of which the given pixel is a part. This setting is intended to accommodate the line-drawing characters of the PC's extended ASCII character set characters with an extended ASCII code in the range of B0h to DFh.			
	In some literature describing the VGA standard, the range of extended ASCII codes that are said to include the line-drawing characters is mistakenly specified as C0h to DFh, rather than the correct range of B0h to DFh.			
1	Select Display Type.			
	<b>0</b> = Attribute bytes in text modes are interpreted as they would be for a color display.			
	1 = Attribute bytes in text modes are interpreted as they would be for a monochrome display.			
0	<b>Graphics/Alphanumeric Mode.</b> This bit (along with GR06[0]) select either graphics mode or text mode. These two bits must be programmed in a consistent manner to achieve the desired results.			
	<b>0</b> = Alphanumeric (text) mode.			
	1 = Graphics mode.			

## **AR11 - Overscan Color Register**

Address: Read at 3C1h and Write at 3C0h; (index=11h)



Default: UUh (U=Undefined)

# **Attributes:** Read/Write

Bit	Description
7:0	<b>Overscan.</b> These 8 bits select the overscan (border) color index value. The actual border color will be determined by the contents of the palette at the selected index. The border color is displayed between the end of active and the beginning of blank or the end of blank and the beginning of active on CRT type devices driven from the DAC output port. For native VGA modes on digital display ports, some devices have the option of including the border in the active region or not, depending on a control bit in the port control register. For centered VGA modes, the VGA control register determines if the border is included in the centered region or not. For monochrome displays, this value should be set to 00h.

## **AR12 - Memory Plane Enable Register**

Address: Read at 3C1h and Write at 3C0h; (index=12h)

Default: 00UU UUUUb (U=Undefined)

Bit	Description		
7:6	Reserved. Read as 0.		
5:4	<b>Video Status Mux.</b> These 2 bits are used to select 2 of the 8 possible palette bits (P7-P0) to be made available to be read via bits 5 and 4 of the Input Status Register 1 (ST01). The table below shows the possible choices.		
	Bit [5:4]	ST01 Bit 5	ST01 Bit 4
	00	P2 (default)	P0 (default)
	01	P5	P4
	10	P3	P1
	11	P7	P6
	These bits are typically ur	nused by current software; they are p	rovided for EGA compatibility.
3:0	<b>Enable Plane [3:0].</b> These 4 bits individually enable the use of each of the 4 memory planes in providing 1 of the 4 bits used in video output to select 1 of 16 possible colors from the palette to be displayed.		
	0 = Disable the use of the corresponding memory plane in video output to select colors, forcing the bit that the corresponding memory plane would have provided to a value of 0.		
	1 = Enable the use of the corresponding memory plane in video output to select colors.		



Bit	Description
	AR12 is referred to in the VGA standard as the Color Plane Enable Register.

### **AR13 - Horizontal Pixel Panning Register**

Address: Read at 3C1h and Write at 3C0h; (index=13h)

Default: 0Uh (U=Undefined)

# **Attributes:** Read/Write

Bit	Description				
7:4	Reserved.				
3:0	Horizontal Pixel Shift 3-0. This field holds a 4-bit value that selects the number of pixels by which the image is shifted horizontally to the left. This function is available in both text and graphics modes and allows for pixel panning.			-	
	modes with an 8-pixelimage can be shifted	9-pixel wide characterel wide character box, up to 8 pixels to the den by the VGA contro	and in graphics mode left. A pseudo 9-bit m	es other than those w	ith 256 colors, the
	In standard VGA mode 13h (where bit 6 of the Mode Control Register, AR10, is set to 1 to support 256 colors), bit 0 of this register must remain set to 0, and the image may be shifted up to only 4 pixels to the left. In this mode, the number of pixels by which the image is shifted can be further controlled using bits 6 and 5 of the Preset Row Scan Register (CR08).				
		Nι	ımber of Pixels Shift	ed	
	Bits [3:0]	9-dot	Pseudo 9-dot	8-dot	256-Color
	0	1	1	0	0
	1	2	2	1	Undefined
	2	3	3	2	1
	3	4	4	3	Undefined
	4	5	5	4	2
	5	6	6	5	Undefined
	6	7	7	6	3
	7	8	7	7	Undefined
	8	0	0	Undefined	Undefined

## **AR14 - Color Select Register**

Address: Read at 3C1h and Write at 3C0h; (index=14h)

Default: 0Uh (U=Undefined)



#### **Attributes:**

#### Read/Write

Bit	Description
7:4	Reserved.
3:2	<b>Palette Bits P[7:6].</b> These are the 2 upper-most of the 8 bits that are used to map either text attributes or pixel color input values (for modes that use 16 colors) to the 256 possible colors contained in the palette. These 2 bits are common to all 16 sets of bits P5 through P0 that are individually supplied by Palette Registers 0-F (AR[00:0F]).
1:0	Alternate Palette Bits P[5:4]. These 2 bits can be used as an alternate version of palette bits P5 and P4. Unlike the P5 and P4 bits that are individually supplied by Palette Registers 0-F (AR[00:0F]), these 2 alternate palette bits are common to all 16 of Palette Registers. Bit 7 of the Mode Control Register (AR10) is used to select between the use of either the P5 and P4 bits that are individually supplied by the 16 Palette Registers or these 2 alternate palette bits.

### **VGA Color Palette Registers**

In devices that have multiple display pipes, there is one palette for each display pipe. These palettes are the same for VGA modes and non-VGA modes. Accesses through VGA register methods will read or write from the palette of the pipe selected through MMIO VGA control register.

For each palette, the color data stored in these 256 color data positions can be accessed only through a complex sub-addressing scheme, using a data register and two index registers. The Palette Data Register at address 3C9h is the data port. The Palette Read Index Register at address 3C7h and the Palette Write Index Register at address 3C8h are the two index registers. The Palette Read Index Register is the index register that is used to choose the color data position that is to be read from via the data port, while the Palette Write Index Register is the index register that is used to choose the color data position that is to be written to through the same data port. This arrangement allows the same data port to be used for reading from and writing to two different color data positions. Reading and writing the color data at a color data position involves three successive reads or writes since the color data stored at each color data position consists of three bytes.

To read a palette color data position, the index of the desired color data position must first be written to the Palette Read Index Register. Then all three bytes of data in a given color data position may be read at the Palette Data Register. The first byte read from the Palette Data Register retrieves the 8-bit value specifying the intensity of the red color component. The second and third bytes read are the corresponding 8-bit values for the green and blue color components respectively. After completing the third read operation, the Palette Read Index Register is automatically incremented so that the data of the next color data position becomes accessible for being read. This allows the contents of all of the 256 color data positions of the palette to be read in sequence. This is done by specifying only the index of the 0th color data position in the Palette Read Index Register, and then simply performing 768 successive reads from the Palette Data Register.

Writing a color data position, entails a very similar procedure. The index of the desired color data position must first be written to the Palette Write Index Register. Then all three bytes of data to specify a



given color may be written to the Palette Data Register. The first byte written to the Palette Data Register specifies the intensity of the red color component, the second byte specifies the intensity for the green color component, and the third byte specifies the same for the blue color component. One important detail is that all three of these bytes must be written before the hardware will actually update these three values in the given color data position. When all three bytes have been written, the Palette Write Index Register is automatically incremented so that the data of the next color data position becomes accessible for being written. This allows the contents of all of the 256 color data positions of the palette to be written in sequence. This is done by specifying only the index of the 0th color data position in the Palette Write Index Register, and then simply performing 768 successive writes to the Palette Data Register.

### **DACMASK - Pixel Data Mask Register**

Address: 3C6h

**Default:**Undefined **Attributes:**Read/Write

Bit	Description		
Pixel Data Mask. In indexed-color mode, the 8 bits of this register are logically ANDed with the pixel data received from the frame buffer for each pixel. The result of this ANDing process beconsciulated index used to select color data positions within the palette. This has the effect of limiting choice of color data positions that may be specified by the incoming 8-bit data.			
	0 = Corresponding bit in the resulting 8-bit index being forced to 0.		
	1 = Allows the corresponding bit in the resulting index to reflect the actual value of the corresponding bit in the incoming 8-bit pixel data.		



### **DACSTATE - DAC State Register**

Address: 3C7h

**Default:** 00h

**Attributes:** 

Read Only

Bit	Description	
7:2	Reserved. Read as 0.	
1:0	<b>DACState.</b> This field indicates which of the two index registers was most recently written.	
	Bits [1:0] Index Register Indicated	
	00 = Palette Write Index Register at Address 3C7h (default)	
	01 = Reserved	
	10 = Reserved	
	11 = Palette Read Index Register at Address 3C8h	

## **DACRX - Palette Read Index Register**

Address: 3C7h

**Default:** 00h

**Attributes:** 

Write Only

Bit	Description
7:0	<b>Palette Read Index.</b> The 8-bit index value programmed into this register chooses which of 256 standard color data positions within the palette are to be made accessible for being read from via the Palette Data Register (DACDATA). The index value held in this register is automatically incremented when all three bytes of the color data position selected by the current index have been read. A write to this register will abort an uncompleted palette write sequence. This register allows access to the palette even when running non-VGA display modes.



### **DACWX - Palette Write Index Register**

Address: 3C8h

**Default:** 00h

**Attributes:** 

Write Only

Bit	Description
7:0	<b>Palette Write Index.</b> The 8-bit index value programmed into this register chooses which of 256 standard color data positions within the palette are to be made accessible for being written via the Palette Data Register (DACDATA). The index value held in this register is automatically incremented when all three bytes of the color data position selected by the current index have been written. This register allows access to the palette even when running non-VGA display modes.

## **DACDATA - Palette Data Register**

Address: 3C9h

**Default:**Undefined **Attributes:**Read/Write

Bit	Description
7:0	<b>Palette Data.</b> This byte-wide data port provides read or write access to the three bytes of data of each color data position selected using the Palette Read Index Register (DACRX) or the Palette Write Index Register (DACWX).
	The three bytes in each color data position are read or written in three successive read or write operations. The first byte read or written specifies the intensity of the red component of the color specified in the selected color data position. The second byte is for the green component, and the third byte is for the blue component. When writing data to a color data position, all three bytes must be written before the hardware will actually update the three bytes of the selected color data position.
	When reading or writing to a color data position, ensure that neither the Palette Read Index Register (DACRX) or the Palette Write Index Register (DACWX) are written to before all three bytes are read or written. A write to either of these two registers causes the circuitry that automatically cycles through providing access to the bytes for red, green and blue components to be reset such that the byte for the red component is the one that will be accessed by the next read or write operation via this register. This register allows access to the palette even when running non-VGA display modes. Writes to the palette can cause sparkle if not done during inactive video periods. This sparkle is caused by an attempt to write and read the same address on the same cycle. Some devices contain anti-sparkle circuits which will substitute the previous pixel value for the read output.




#### **CRT Controller Register**

For native VGA modes, the CRTC registers determine the display timing that is to be used. In centered VGA modes, these registers determine the size of the VGA image that is to be centered in the larger timing generator defined rectangle.

The CRT controller registers are accessed by writing the index of the desired register into the CRT Controller Index Register at address 3B4h or 3D4h, depending on whether the graphics system is configured for MDA or CGA emulation. The desired register is then accessed through the data port for the CRT controller registers located at address 3B5h or 3D5h, again depending upon the choice of MDA or CGA emulation as per MSR[0].

The following figure shows display fields and dimensions and the particular CRxx register that provides the control.



B6781-01

**Group 0 Protection:** In the original VGA, CR[0:7] could be made write-protected by CR11[7]. In BIOS code, this write protection is set following each mode change. Other protection groups have no current use, and would not be used going forward by the BIOS or by drivers. They are the result of an industry fad some years ago to attempt to write protect other groups of registers; however, all such schemes were chip specific. Only the write protection (Group 0 Protection) is supported.



## **CRX - CRT Controller Index Register**

Address: 3B4h/3D4h

**Default:** 

0Uh (U=Undefined)

**Attributes:** Read/Write

Bit	Description
7	Reserved. Read as 0.
6:0	<b>CRT Controller Index.</b> These 7 bits are used to select any one of the CRT controller registers to be accessed via the data port at location 3B5h or 3D5h, depending upon whether the graphics system is configured for MDA or CGA emulation.

#### **CR00 - Horizontal Total Register**

Address: 3B5h/3D5h (index=00h)

Default: 00h

**Attributes:** 

Bit	Description
7:0	<b>Horizontal Total.</b> This register is used to specify the total length of each scan line. This encompasses both the part of the scan line that is within the active display area and the part that is outside of it. Programming this register to a zero has the effect of stopping the fetching of display data.
	This field should be programmed with a value equal to the total number of character clocks within the entire length of a scan line, minus 5.



#### **CR01 - Horizontal Display Enable End Register**

Address: 3B5h/3D5h (index=01h)

Default: Undefined

**Attributes:** 

Read/Write (Group 0 Protection)

Bit	Description
7:0	<b>Horizontal Display Enable End.</b> This register is used to specify the end of the part of the scan line that is within the active display area relative to its beginning. In other words, this is the horizontal width of the active display area.
	This field should be programmed with a value equal to the number of character clocks that occur within the horizontal active display area, minus 1. Horizontal display enable will go active at the beginning of each line during vertical active area, it will go inactive based on the programming of this register or the programming of the horizontal total (CR00) register. When this register value is programmed to a number that is larger than the total number of characters on a line, display enable will be active for all but the last character of the horizontal display line.

# **CR02 - Horizontal Blanking Start Register**

Address: 3B5h/3D5h (index=02h)

Default: Undefined

#### **Attributes:**

Bit	Description
7:0	<b>Horizontal Blanking Start.</b> This register is used to specify the beginning of the horizontal blanking period relative to the beginning of the active display area of a scan line. Horizontal blanking should always be set to start no sooner than after the end of horizontal active.
	This field should be programmed with a value equal to the number of character clocks that occur on a scan line from the beginning of the active display area to the beginning of the horizontal blanking.



### **CR03 - Horizontal Blanking End Register**

Address: 3B5h/3D5h (index=03h)

Default: 1UUU UUUUb (U=Undefined)

#### **Attributes:**

Bit	Description	
7	<b>Reserved.</b> Values written to this bit are ignored, and to maintain consistency with the VGA standard, a value of 1 is returned when this bit is read. At one time, this bit was used to enable access to certain light pen registers. At that time, setting this bit to 0 provided this access, but setting this bit to 1 was necessary for normal operation.	
6:5	<b>Display Enable Skew Control.</b> Defines the degree to which the start and end of the active display area are delayed along the length of a scan line to compensate for internal pipeline delays. These 2 bits describe the delay in terms of a number character clocks.	
	Bit [6:5] Amount of Delay	
	00 = no delay	
	01 = delayed by 1 character clock	
	10 = delayed by 2 character clocks	
	11 = delayed by 3 character clocks	
4:0	<b>Horizontal Blanking End Bits [4:0].</b> This field provides the 5 least significant bits of a 6-bit value that specifies the end of the blanking period relative to its beginning on a single scan line. Bit 7 of the Horizontal Sync End Register (CR05) supplies the most significant bit.	
	This 6-bit value should be programmed to be equal to the least significant 6 bits of the result of adding the length of the blanking period in terms of character clocks to the value specified in the Horizontal Blanking Start Register (CR02). End of blanking should occur before horizontal total.	



#### **CR04 - Horizontal Sync Start Register**

Address: 3B5h/3D5h (index=04h)

Default: Undefined

**Attributes:** 

Read/Write (Group 0 Protection)

Bit	Description
7:0	<b>Horizontal Sync Start</b> This register is used to specify the position of the beginning of the horizontal sync pulse relative to the start of the active display area on a scan line.
	This field should be set equal to the number of character clocks that occur from beginning of the active display area to the beginning of the horizontal sync pulse on a single scan line. Horizontal sync should always occur at least 2 clocks after the start of horizontal blank and 2 clocks before the end of horizontal blank. The actual start of sync will also be affected by both the horizontal sync skew register field and whether it is a text or graphics mode.

### **CR05 - Horizontal Sync End Register**

Address: 3B5h/3D5h (index=05h)

Default: 00h **Attributes:** 

Bit		Description	
7	end of the ho	<b>Blanking End Bit 5.</b> This bit provides the most significant bit of a 6-bit value that specifies the prizontal blanking period relative to its beginning. Bits [4:0] of Horizontal Blanking End Register less the 5 least significant bits. See CR03[4:0] for further details.	
		ue should be set to the least significant 6 bits of the result of adding the length of the blanking ms of character clocks to the value specified in the Horizontal Blanking Start Register (CR02).	
6:5	Horizontal Sync Delay. This field defines the degree to which the start and end of the horizontal sync pulse are delayed to compensate for internal pipeline delays. This capability is supplied to implement VGA compatibility. These field describes the delay in terms of a number character clocks.		
	Bit [6:5]	Amount of Delay	
	00	no delay	
	01	delayed by 1 character clock	
	10	delayed by 2 character clocks	
	11	delayed by 3 character clocks	



Bit	Description
4:0	<b>Horizontal Sync End.</b> This field provides the 5 least significant bits of a 5-bit value that specifies the end of the horizontal sync pulse relative to its beginning. A value equal to the 5 least significant bits of the horizontal character counter value at which time the horizontal retrace signal becomes inactive (logical 0). Thus, this 5-bit value specifies the width of the horizontal sync pulse. To obtain a retrace signal of W, the following algorithm is used: Value of Horizontal Sync start Register (CR04) + width of horizontal retrace signal in character clock units = 5 bit result to be programmed in this field

### **CR06 - Vertical Total Register**

Address: 3B5h/3D5h (index=06h)

Default: 00h

#### **Attributes:**

Read/Write (Group 0 Protection)

Bit	Description
7:0	<b>Vertical Total Bits [7:0].</b> This field provides the 8 least significant bits of either a 10-bit or 12-bit value that specifies the total number of scan lines. This includes the scan lines both inside and outside of the active display area.
	In standard VGA modes, the vertical total is specified with a 10-bit value. The 8 least significant bits of this value are supplied by these 8 bits of this register, and the 2 most significant bits are supplied by bits 5 and 0 of the Overflow Register (CR07).

#### **CR07 - Overflow Register (Vertical)**

Address: 3B5h/3D5h (index=07h)

Default: UU0U UUU0b (U=Undefined)

#### **Attributes:**

Read/Write (Group 0 Protection on bits [7:5, 3:0])

Bit	Description
7	<b>Vertical Sync Start Bit 9.</b> The vertical sync start is a 10-bit that specifies the beginning of the vertical sync pulse relative to the beginning of the active display area. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Sync Start Register (CR10), and the most and second-most significant bits are supplied by this bit and bit 2, respectively, of this register. This 10-bit value should be programmed to be equal to the number of scan lines from the beginning of the active display area to the start of the vertical sync pulse. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical sync pulse begins.



Bit	Description
6	<b>Vertical Display Enable End Bit 9.</b> The vertical display enable end is a 10-bit that specifies the number of the last scan line within the active display area. In standard VGA modes, the vertical display enable end is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Display Enable End Register (CR12), and the most and second-most significant bits are supplied by this bit and bit 1, respectively, of this register. This 10-bit value should be programmed to be equal to the number of the last scan line within in the active display area. Since the active display area always starts on the 0th scan line, this number should be equal to the total number of scan lines within the active display area, minus 1.
5	<b>Vertical Total Bit 9.</b> The vertical total is a 10-bit value that specifies the total number of scan lines. This includes the scan lines both inside and outside of the active display area. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Total Register (CR06), and the most and second-most significant bits are supplied by this bit and bit 0, respectively, of this register.
	This 10-bit value should be programmed equal to the total number of scan lines, minus 2.
4	Line Compare Bit 8. This bit provides the second most significant bit of a 10-bit value that specifies the scan line at which the memory address counter restarts at the value of 0. Bit 6 of the Maximum Scan Line Register (CR09) supplies the most significant bit, and bits 7-0 of the Line Compare Register (CR18) supply the 8 least significant bits. Normally, this 10-bit value is set to specify a scan line after the last scan line of the active display area. When this 10-bit value is set to specify a scan line within the active display area, it causes that scan line and all subsequent scan lines in the active display area to display video data starting at the very first byte of the frame buffer. The result is what appears to be a screen split into a top and bottom part, with the image in the top part being repeated in the bottom part. When used in cooperation with the Start Address High Register (CR0C) and the Start Address Low Register (CR0D), it is possible to create a split display, as described earlier, but with the top and bottom parts displaying different data. The top part will display what data exists in the frame buffer starting at the address specified in the two aforementioned start address registers, while the bottom part will display what data exists in the frame buffer.
3	Vertical Blanking Start Bit 8. The vertical blanking start is a 10-bit that specifies the beginning of the vertical blanking period relative to the beginning of the active display area. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Blanking Start Register (CR15), and the most and second-most significant bits are supplied by bit 5 of the Maximum Scan Line Register (CR09) and this bit of this register, respectively.  This 10-bit value should be programmed to be equal to the number of scan lines from the beginning of the active display area to the beginning of the blanking period. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical blanking period begins.



Bit	Description
2	<b>Vertical Sync Start Bit 8.</b> The vertical sync start is a 10-bit value that specifies the beginning of the vertical sync pulse relative to the beginning of the active display area. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Sync Start Register (CR10), and the most and second-most significant bits are supplied by bit 7 and this bit, respectively, of this register.
	This 10-bit value should be programmed to be equal to the number of scan lines from the beginning of the active display area to the start of the vertical sync pulse. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical sync pulse begins.
1	<b>Vertical Display Enable End Bit 8.</b> The vertical display enable end is a 10-bit value that specifies the number of the last scan line within the active display area. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Display Enable End Register (CR12), and the two most significant bits are supplied by bit 6 and this bit, respectively, of this register.
	This 10-bit or value should be programmed to be equal to the number of the last scan line within in the active display area. Since the active display area always starts on the 0th scan line, this number should be equal to the total number of scan lines within the active display area, minus 1.
0	<b>Vertical Total Bit 8.</b> The vertical total is a 10-bit value that specifies the total number of scan lines. This includes the scan lines both inside and outside of the active display area. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Total Register (CR06), and the most and second-most significant bits are supplied by bit 5 and this bit, respectively, of this register.
	This 10-bit value should be programmed to be equal to the total number of scan lines, minus 2.



### **CR08 - Preset Row Scan Register**

Address: 3B5h/3D5h (index=08h)

Default: 0UUU UUUUb (U=Undefined)

Bit		Description	
7	Reserved. Read as 0s.		
6:5	_		nber of bytes (up to 3) by which the image is available in both text and graphics
	increments of 9 pixels. In text graphics modes, the image ca	modes with an 8-pixel wide ch n be shifted up to 24 pixels to	can be shifted up to 27 pixels to the left, in naracter box, and in all standard VGA the left, in increments of 8 pixels. When he pixel shift will be equivalent to the 8-do
	The image can be shifted still further, in increments of individual pixels, through the use of bits [3:0] of the Horizontal Pixel Panning Register (AR13).		
	Number of Pixels Shifted		
	Bit [6:5]	9-Pixel Text	8-Pixel Text & Graphics
	00	0	0
	01	9	8
	10	18	16
	11	27	24
4:0	boxes of the characters used of scan line. The horizontal lines top-most line of pixels being retop-most line is specified, their character box will not be displead to Normally, the value specified to the speci	on the top-most row of text or of pixels of a character box are number 0. If a horizontal line on the horizontal lines of the chayed as part of the top-most roy by these 5 bits should be 0, so will be displayed in the top-most	ntal line of pixels within the character in the display will be used as the top-most in the display will be used as the top-most in the display will be used as the top-most in the theory of the character boxes other than the display above the specified line of the row of text characters on the display. It that all of the horizontal lines of pixels post row of text, ensuring that the character is been cut off at the top.



### **CR09 - Maximum Scan Line Register**

Address: 3B5h/3D5h (index=09h)

Default: 00h **Attributes:**Read/Write

Bit	Description
7	Double Scanning Enable.
	0 = Disable. When disabled, the clock to the row scan counter is equal to the horizontal scan rate. This is the normal setting for many of the standard VGA modes.
	1 = Enable. When enabled, the clock to the row scan counter is divided by 2. This is normally used to allow CGA-compatible modes that have only 200 scan lines of active video data to be displayed as 400 scan lines (each scan line is displayed twice).
6	<b>Line Compare Bit 9.</b> This bit provides the most significant bit of a 10-bit value that specifies the scan line at which the memory address counter restarts at the value of 0. Bit 4 of the Overflow Register (CR07) supplies the second most significant bit, and bits 7-0 of the Line Compare Register (CR18) supply the 8 least significant bits.
	Normally, this 10-bit value is set to specify a scan line after the last scan line of the active display area. When this 10-bit value is set to specify a scan line within the active display area, it causes that scan line and all subsequent scan lines in the active display area to display video data starting at the very first byte of the frame buffer. The result is what appears to be a screen split into a top and bottom part, with the image in the top part being repeated in the bottom part.
	When used in cooperation with the Start Address High Register (CR0C) and the Start Address Low Register (CR0D), it is possible to create a split display, as described earlier, but with the top and bottom parts displaying different data. The top part will display whatever data exists in the frame buffer starting at the address specified in the two aforementioned start address registers, while the bottom part will display whatever data exists in the frame buffer starting at the first byte of the frame buffer.
5	<b>Vertical Blanking Start Bit 9.</b> The vertical blanking start is a 10-bit value that specifies the beginning of the vertical blanking period relative to the beginning of the active display area. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Blanking Start Register (CR15), and the most and second-most significant bits are supplied by this bit and bit 3 of the Overflow Register (CR07), respectively.
	This 10-bit value should be programmed to be equal to the number of scan line from the beginning of the active display area to the beginning of the blanking period. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical blanking period begins.
4:0	<b>Starting Row Scan Count.</b> This field provides all 5 bits of a 5-bit value that specifies the number of scan lines in a horizontal row of text. This value should be programmed to be equal to the number of scan lines in a horizontal row of text, minus 1.



#### **CR0A - Text Cursor Start Register**

Address: 3B5h/3D5h (index=0Ah)

Default: 00UU UUUUb (U=Undefined)

**Attributes:** Read/Write

Bit	Description
7:6	Reserved. Read as 0.
5	<b>Text Cursor Off.</b> This text cursor exists only in text modes, so this register is entirely ignored in graphics modes.
	0 = Enables the text cursor.
	1 = Disables the text cursor.
4:0	<b>Text Cursor Start.</b> This field specifies which horizontal line of pixels in a character box is to be used to display the first horizontal line of the cursor in text mode. The horizontal lines of pixels in a character box are numbered from top to bottom, with the top-most line being number 0. The value specified by these 5 bits should be the number of the first horizontal line of pixels on which the cursor is to be shown.

#### **CR0B** - Text Cursor End Register

Address: 3B5h/3D5h (index=0Bh)

Default: 0UUU UUUUb (U=Undefined)

Bit	Description	
7	Reserved. Read as 0.	
6:5	<b>Text Cursor Skew.</b> This field specifies the degree to which the start and end of each horizontal line of pixels making up the cursor is delayed to compensate for internal pipeline delays. These 2 bits describe the delay in terms of a number character clocks.	
	Bit [6:5] Amount of Delay	
	00 = No delay	
	01 = Delayed by 1 character clock	
	10 = Delayed by 2 character clocks	
	11 = Delayed by 3 character clocks	



Bit	Description
4:0	<b>Text Cursor End.</b> This field specifies which horizontal line of pixels in a character box is to be used to display the last horizontal line of the cursor in text mode. The horizontal lines of pixels in a character box are numbered from top to bottom, with the top-most line being number 0. The value specified by these 5 bits should be the number of the last horizontal line of pixels on which the cursor is to be shown.

### **CROC - Start Address High Register**

Address: 3B5h/3D5h (index=0Ch)

Default: Undefined

**Attributes:** Read/Write

Bit	Description	
7:0	<b>Start Address Bits [15:8].</b> This register provides either bits 15 through 8 of a 16-bit value that specifies the memory address offset from the beginning of the frame buffer at which the data to be shown in the active display area begins. (default is 0)	
	In standard VGA modes, the start address is specified with a 16-bit value. The eight bits of this register provide the eight most significant bits of this value, while the eight bits of the Start Address Low Register (CR0D) provide the eight least significant bits.	

### **CR0D - Start Address Low Register**

Address: 3B5h/3D5h (index=0Dh)

Default: Undefined

Bit	Description	
7:0	<b>Start Address Bits [7:0]</b> This register provides either bits 7 through 0 of a 16 bit value that specifies the memory address offset from the beginning of the frame buffer at which the data to be shown in the active display area begins. (default is 0)	
	In standard VGA modes the start address is specified with a 16-bit value. The eight bits of the Start Address High Register (CROC) provide the eight most significant bits of this value, while the eight bits of this register provide the eight least significant bits.	



#### **CR0E - Text Cursor Location High Register**

Address: 3B5h/3D5h (index=0Eh)

Default: Undefined

**Attributes:** Read/Write

В	Bit	Description
7		<b>Text Cursor Location Bits [15:8].</b> This field provides the 8 most significant bits of a 16-bit value that specifies the address offset from the beginning of the frame buffer at which the text cursor is located. Bit 7:0 of the Text Cursor Location Low Register (CR0F) provide the 8 least significant bits.

### **CR0F - Text Cursor Location Low Register**

Address: 3B5h/3D5h (index=0Fh)

Default: Undefined

**Attributes:** Read/Write

Bit	Description
7:0	<b>Text Cursor Location Bits [7:0].</b> This field provides the 8 least significant bits of a 16-bit value that specifies the address offset from the beginning of the frame buffer at which the text cursor is located. Bits 7:0 of the Text Cursor Location High Register (CR0E) provide the 8 most significant bits.

## **CR10 - Vertical Sync Start Register**

Address: 3B5h/3D5h (index=10h)

Default: Undefined

Bit	Description	
7:0	<b>Vertical Sync Start Bits [7:0].</b> This register provides the 8 least significant bits of a 10-bit that specifies the beginning of the vertical sync pulse relative to the beginning of the active display area of a screen. In standard VGA modes, this value is described in 10 bits with bits [7,2] of the Overflow Register (CR07) supplying the 2 most significant bits.	
	This 10-bit value should equal the vertical sync start in terms of the number of scan lines from the beginning of the active display area to the beginning of the vertical sync pulse. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical sync pulse begins.	



# **CR11 - Vertical Sync End Register**

Address: 3B5h/3D5h (index=11h)

Default: 0U00 UUUUb (U=Undefined)

Bit	Description
7	<b>Protect Registers [0:7].</b> The ability to write to Bit 4 of the Overflow Register (CR07) is not affected by this bit (i.e., bit 4 of the Overflow Register is always writeable).
	0 = Enable writes to registers CR[00:07]. (default)
	1 = Disable writes to registers CR[00:07].
6	<b>Reserved.</b> In the VGA standard, this bit was used to switch between 3 and 5 frame buffer refresh cycles during the time required to draw each horizontal line.
5	<b>Vertical Interrupt Enable.</b> This bit is reserved for compatibility only. While this bit may be written or read, it's value will have no effect. VGA does not provide an interrupt signal which would be connected to an input of the system's interrupt controller. Bit 7 of Input Status Register 0 (ST00) originally indicated the status of the vertical retrace interrupt.
	0 = Enable the generation of an interrupt at the beginning of each vertical retrace period.
	1 = Disable the generation of an interrupt at the beginning of each vertical retrace period.
4	<b>Vertical Interrupt Clear.</b> This is reserved for compatibility only. VGA does not provide an interrupt signal which would be connected to an input of the system's interrupt controller.
	0 = Setting this bit to 0 clears a pending vertical retrace interrupt. This bit must be set back to 1 to enable the generation of another vertical retrace interrupt.
3:0	<b>Vertical Sync End.</b> This 4-bit field provides a 4-bit value that specifies the end of the vertical sync pulse relative to its beginning. This 4-bit value should be set to the least significant 4 bits of the result of adding the length of the vertical sync pulse in terms of the number of scan lines that occur within the length of the vertical sync pulse to the value that specifies the beginning of the vertical sync pulse (see the description of the Vertical Sync Start Register for more details).



### **CR12 - Vertical Display Enable End Register**

Address: 3B5h/3D5h (index=12h)

Default: Undefined

**Attributes:** Read/Write

Bit	Description
7:0	<b>Vertical Display Enable End Bits [7:0].</b> This register provides the 8 least significant bits of a 10-bit value that specifies the number of the last scan line within the active display area. In standard VGA modes, this value is described in 10 bits with bits [6,1] of the Overflow Register (CR07) supplying the two most significant bits. This 10-bit value should be programmed to be equal to the number of the last scan line within in the active display area. Since the active display area always starts on the 0th scan line, this number should be equal to the total number of scan lines within the active display area, minus 1.

### **CR13 - Offset Register**

Address: 3B5h/3D5h (index=13h)

Default: Undefined

Bit	Description
7:0	<b>Offset Bits [7:0].</b> This register provides either all 8 bits of an 8-bit value that specifies the number of words or DWords of frame buffer memory occupied by each horizontal row of characters. Whether this value is interpreted as the number of words or DWords is determined by the settings of the bits in the Clocking Mode Register (SR01).
	In standard VGA modes, the offset is described with an 8-bit value, all the bits of which are provided by this register. This 8-bit value should be programmed to be equal to either the number of words or DWords (depending on the setting of the bits in the Clocking Mode Register, SR01) of frame buffer memory that is occupied by each horizontal row of characters.



#### **CR14 - Underline Location Register**

Address: 3B5h/3D5h (index=14h)

CR14[5]

0

0

1

1

CR17[3]

0

1

0

1

Default: 0UUU UUUUb (U=Undefined)

# Attributes:

	/Write				
Bit	Description				
7	Reserved. Read as 0.				
6	DWord Mode.				
		•	ed by the frame buffer address decoder as being either byte on the setting of bit 6 of the CRT Mode Control Register (CR17).		
		•	ed by the frame buffer address decoder as being DWord addresses, RT Mode Control Register (CR17).		
	_	'	and 5 of the CRT Mode Control Register (CR17) to select how frame reted by the frame buffer address decoder as shown below:		
	CR14[6]	CR17[6]	Addressing Mode		
	0	0	Word Mode		
	0	1	Byte Mode		
	1	0	DWord Mode		
	1	1	DWord Mode		
5	Count By 4.				
	0 = The memory address counter is incremented either every character clock or every other character clock, depending upon the setting of bit 3 of the CRT Mode Control Register.				
	1 = The memory address counter is incremented either every 4 character clocks or every 2 character clocks, depending upon the setting of bit 3 of the CRT Mode Control Register. This is used in mode x13 to allow for using all four planes.				
	This bit is used in conjunction with bit 3 of the CRT Mode Control Register (CR17) to select the number of character clocks are required to cause the memory address counter to be incremented as shown, below:				

every character clock

every 2 character clocks

every 4 character clocks every 2 character clocks

**Addressing Incrementing Interval** 



Bit	Description
4:0	<b>Underline Location.</b> This field specifies which horizontal line of pixels in a character box is to be used to display a character underline in text mode. The horizontal lines of pixels in a character box are numbered from top to bottom, with the top-most line being number 0. The value specified by these 5 bits should be the number of the horizontal line on which the character underline mark is to be shown.

#### **CR15 - Vertical Blanking Start Register**

Address: 3B5h/3D5h (index=15h)

Default: Undefined

**Attributes:** Read/Write

Bit	Description
7:0	<b>Vertical Blanking Start Bits [7:0].</b> This register provides the 8 least significant bits of a 10-bit value that specifies the beginning of the vertical blanking period relative to the beginning of the active display area of the screen. In standard VGA modes, the vertical blanking start is specified with a 10-bit value. The most and second-most significant bits of this value are supplied by bit 5 of the Maximum Scan Line Register (CR09) and bit 3 of the Overflow Register (CR07), respectively. This 10-bit value should be programmed to be equal the number of scan lines from the beginning of the active display area to the beginning of the vertical blanking period. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which vertical blanking begins.

### **CR16 - Vertical Blanking End Register**

Address: 3B5h/3D5h (index=16h)

Default: Undefined

**Attributes:** Read/Write

This register provides a 8-bit value that specifies the end of the vertical blanking period relative to its beginning.

Bit	Description
7:0	<b>Vertical Blanking End Bits [7:0].</b> This 8-bit value should be set equal to the least significant 8 bits of the result of adding the length of the vertical blanking period in terms of the number of scan lines that occur within the length of the vertical blanking period to the value that specifies the beginning of the vertical blanking period (see the description of the Vertical Blanking Start Register for details).



#### **CR17 - CRT Mode Control**

Address: 3B5h/3D5h (index=17h)

Default: 0UU0 UUUUb (U=Undefined)

Bit			Description						
7	CRT Coi	ntrolle	er Reset. This bit has no effect except in native VGA modes (non-centered).						
	0 = Forces horizontal and vertical sync signals to be inactive. No other registers or outputs are affected.								
	1 = Pern	1 = Permits normal operation.							
6	Word N	lode o	or Byte Mode.						
	frame bu	uffer a	ory address counter's output bits are shifted by 1 bit position before being passed on to the ddress decoder such that they are made into word-aligned addresses when bit 6 of the ation Register (CR17) is set to 0.						
		decod	ory address counter's output bits remain unshifted before being passed on to the frame buffer er such that they remain byte-aligned addresses when bit 6 of the Underline Location Register o 0.						
		ddress	I in conjunction with bits 6 and 5 of the CRT Mode Control Register (CR17) to control how frame es from the memory address counter are interpreted by the frame buffer address decoder as						
	CR14[6]	CR17[6	[6] Address Mode						
	0	0	Word Mode - Addresses from the memory address counter are shifted once to become word-aligned						
	0	1	Byte Mode - Addresses from the memory address counter are not shifted						
	1	0	DWord Mode - Addresses from the memory address counter are shifted twice to become DWord-aligned						
	1	1	DWord Mode - Addresses from the memory address counter are shifted twice to become DWord-aligned						
5		-	• This bit is only effective when word mode is made active by setting bit 6 in both the Underline ter and this register to 0.						
	0 = Wra	p fram	e buffer address at 16 KB. This is used in CGA-compatible modes.						
	1 = No \	vrappi	ng of frame buffer addresses.						
4	Reserve	<b>d.</b> Rea	d as 0.						
3	Count B	y 2. Tl	his bit is used in conjunction with bit 5 of the Underline Location Register (CR14) to select the						



Bit			Description	
	number of ch	aracter clocks are r	required to cause the memory address counter to be incremented.	
	0 = The memory address counter is incremented either every character clock or every 4 character clocks, depending upon the setting of bit 5 of the Underline Location Register.			
	1 = The memo	ory address counte	er is incremented either every other clock.	
	CR14[5] CR17[3] Address Incrementing interval			
	0	0	every character clock	
	0	1	every 2 character clocks	
	1	0	every 4 character clocks	
	1	1	every 2 character clocks	
2	Horizontal Retrace Select. This bit provides a way of effectively doubling the vertical resolution by allowing the vertical timing counter to be clocked by the horizontal retrace clock divided by 2 (usually, it would be undivided).  0 = The vertical timing counter is clocked by the horizontal retrace clock.  1 = The vertical timing counter is clocked by the horizontal retrace clock divided by 2.			
1	Select Row Scan Counter.			
	0 = A substitution takes place, where bit 14 of the 16-bit memory address generated of the memory address counter (after the stage at which these 16 bits may have already been shifted to accommodate word or DWord addressing) is replaced with bit 1 of the row scan counter at a stage just before this address is presented to the frame buffer address decoder.			
	1 = No substi	tution takes place.	See following tables.	
0	Compatibility	y Mode Support.		
	0 = A substitution takes place, where bit 13 of the 16-bit memory address generated of the memory address counter (after the stage at which these 16 bits may have already been shifted to accommodate word or DWord addressing) is replaced with bit 0 of the row scan counter at a stage just before this address is presented to the frame buffer address decoder.			
	1 = No substi	tution takes place.	See following tables.	

The following tables show the possible ways in which the address bits from the memory address counter can be shifted and/or reorganized before being presented to the frame buffer address decoder. First, the address bits generated by the memory address counter are reorganized, if need be, to accommodate byte, word or DWord modes. The resulting reorganized outputs (MAOut15-MAOut0) from the memory address counter may also be further manipulated with the substitution of bits from the row scan counter (RSOut1 and RSOut0) before finally being presented to the input bits of the frame buffer address decoder (FBIn15-FBIn0).



#### **Memory Address Counter Address Bits [15:0]**

	Byte Mode CR14 bit 6=0 CR17 bit 6=1 CR17 bit 5=X	Word Mode CR14 bit 6=0 CR17 bit 6=0 CR17 bit 5=1	Word Mode CR14 bit 6=0 CR17 bit 6=0 CR17 bit 5=0	DWord Mode CR14 bit 6=1 CR17 bit 6=X CR17 bit 5=X
MAOut0	0	15	13	12
MAOut1	1	0	0	13
MAOut2	2	1	1	0
MAOut3	3	2	2	1
MAOut4	4	3	3	2
MAOut5	5	4	4	3
MAOut6	6	5	5	4
MAOut7	7	6	6	5
MAOut8	8	7	7	6
MAOut9	9	8	8	7
MAOut10	10	9	9	8
MAOut11	11	10	10	9
MAOut12	12	11	11	10
MAOut13	13	12	12	11
MAOut14	14	13	13	12
MAOut15	15	14	14	13

X = Don't Care

#### **Frame Buffer Address Decoder**

	CR17 bit 1=1	CR17 bit 1=1	CR17 bit 1=0	CR17 bit 1=0
	CR17 bit 0=1	CR17 bit 0=0	CR17 bit 0=1	CR17 bit 0=0
FBIn0	MAOut0	MAOut0	MAOut0	MAOut0
FBIn1	MAOut1	MAOut1	MAOut1	MAOut1
FBIn2	MAOut2	MAOut2	MAOut2	MAOut2
FBIn3	MAOut3	MAOut3	MAOut3	MAOut3
FBIn4	MAOut4	MAOut4	MAOut4	MAOut4
FBIn5	MAOut5	MAOut5	MAOut5	MAOut5
FBIn6	MAOut6	MAOut6	MAOut6	MAOut6
FBIn7	MAOut7	MAOut7	MAOut7	MAOut7
FBIn8	MAOut8	MAOut8	MAOut8	MAOut8
FBIn9	MAOut9	MAOut9	MAOut9	MAOut9
FBIn10	MAOut10	MAOut10	MAOut10	MAOut10
FBIn11	MAOut11	MAOut11	MAOut11	MAOut11



	CR17 bit 1=1	CR17 bit 1=1	CR17 bit 1=0	CR17 bit 1=0
	CR17 bit 0=1	CR17 bit 0=0	CR17 bit 0=1	CR17 bit 0=0
FBIn12	MAOut12	MAOut12	MAOut12	MAOut12
FBIn13	MAOut13	MAOut13	RSOut0	RSOut0
FBIn14	MAOut14	RSOut1	MAOut14	RSOut1
FBIn15	MAOut15	MAOut15	MAOut15	MAOut15

# **CR18 - Line Compare Register**

Address: 3B5h/3D5h (index=18h)

Default: Undefined

Bit	Description
7:0	<b>Line Compare Bits [7:0].</b> This register provides the 8 least significant bits of a 10-bit value that specifies the scan line at which the memory address counter restarts at the value of 0. Bit 6 of the Maximum Scan Line Register (CR09) supplies the most significant bit, and bit 4 of the Overflow Register (CR07) supplies the second most significant bit.
	Normally, this 10-bit value is set to specify a scan line after the last scan line of the active display area. When this 10-bit value is set to specify a scan line within the active display area, it causes that scan line and all subsequent scan lines in the active display area to display video data starting at the very first byte of the frame buffer. The result is what appears to be a screen split into a top and bottom part, with the image in the top part being repeated in the bottom part. (This register is only used in split screening modes, and this is not a problem because split screening is not actually used for extended modes. As a result, there is no benefit to extending the existing overflow bits for higher resolutions.)
	When used in cooperation with the Start Address High Register (CROC) and the Start Address Low Register (CROD), it is possible to create a split display, as described earlier, but with the top and bottom parts displaying different data. The top part will display whatever data exists in the frame buffer starting at the address specified in the two aforementioned start address registers, while the bottom part will display whatever data exists in the frame buffer starting at the first byte of the frame buffer.



#### **CR22 - Memory Read Latch Data Register**

Address: 3B5h/3D5h (index=22h)

Default: 00h **Attributes:**Read Only

Bit	Description
7:0	<b>Memory Read Latch Data.</b> This field provides the value currently stored in 1 of the four memory read latches. Bits 1 and 0 of the Read Map Select Register (GR04) select which of the four memory read latches may be read via this register.

### **CR24 - Toggle State of Attribute Controller Register**

Address: 3B5h/3D5h (index=24h)

Default: 00h


Attributes:
Read Only

Read O	Tily
Bit	Description
7	<b>Toggle Status.</b> Indicates where the last write to attribute register was to:
	0 = index port
	1 = data port
6:0	Reserved. Read as 0.



# **Display Audio Codec Verbs**

## **Block Diagram**




# intel

#### **Codec Node Hierarchy**

The diagram below shows the hierarchy of the internal codec. The codec is presented as a single codec with multiple endpoints. By operating as a single codec, only one driver needs to be loaded on the system.

Inside the codec are three "converter widgets" and three "pin widgets", responsible for taking data from HD Audio DMA engines and placing into an HDMI/DP stream. Each pin widget has a 1-1 connection to a converter widget (as indicated by the dotted lines in the diagram).





### **Programming**

Programming of the codec is performed by "verbs" as described in the HD Audio specification. These verbs travel over the internal HD Audio link at a rate of 1 verb per frame. A verb can either come from the CORB, with responses using the RIRB, or using an immediate command and response mechanism (ICR). Device 2 contains its own copy of an ICR mechanism as a back-door into the audio codec.

### **Verb Support**

Ver	b ID					Nod	le ID			
Set	Get	Verb Name/Description	01h	02h	03h	04h	05h	06h	07h	08h
2h	Ah	Stream Descriptor Format		Υ	Υ	Υ				
3h	Bh	Set Amplifier Mute					Υ	Υ	Υ	
-	F00h	Get Parameters	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ
701h	F01h	Connection Select Control					Υ	Υ	Υ	
-	F02h	Connection List Entry					Υ	Υ	Υ	
705h	F05h	Power State		Υ	Υ	Υ	Υ	Υ	Υ	
706h	F06h	Channel and Stream ID		Υ	Υ	Υ				
707h	F07h	Pin Widget Control					Υ	Υ	Υ	
708h	F08h	Unsolicited Response Enable					Υ	Υ	Υ	Υ
-	F09h	Pin Sense					Υ	Υ	Υ	
-	F0Dh	Digital Converter		Υ	Υ	Υ				
70Dh	-	Digital Converter 1		Υ	Υ	Υ				
70Eh	-	Digital Converter 2		Υ	Υ	Υ				
-	F1Ch	Configuration Default					Υ	Υ	Υ	
71Ch	-	Configuration Default Byte 0					Υ	Υ	Υ	
71Dh	-	Configuration Default Byte 1					Υ	Υ	Υ	
71Eh	-	Configuration Default Byte 2					Υ	Υ	Υ	
71Fh	-	Configuration Default Byte 3					Υ	Υ	Υ	
-	F20h	Subsystem ID	Υ							
-	F21h	Subsystem ID	Υ							
-	F22h	Subsystem ID	Υ							
-	F23h	Subsystem ID	Υ							
720h	-	Subsystem ID[ 7: 0]	Υ							
721h	-	Subsystem ID[15: 8]	Υ							
722h	-	Subsystem ID[23:16]	Υ							
723h	-	Subsystem ID[31:24]	Υ							
72Dh	F2Dh	Converter Channel Count		Υ	Υ	Υ				
-	F2Eh	HDMI/DP Info Size					Υ	Υ	Υ	

# intel

Verl	b ID	Verb Name/Description			Nod	le ID			
730h	F30h	HDMI Info Index				Υ	Υ	Υ	
731h	F31h	HDMI Info Data				Υ	Υ	Υ	
732h	F32h	HDMI Info Transmit Control				Υ	Υ	Υ	
734h	F34h	Converter Channel Map				Υ	Υ	Υ	
735h	F35h	Device Select				Υ	Υ	Υ	
-	F36h	Display Device List Entry				Υ	Υ	Υ	
73Ch	73Ch	DisplayPort Stream ID				Υ	Υ	Υ	
73Eh	-	Digital Converter 3	Υ	Υ	Υ				
73Fh	-	Digital Converter 4	Υ	Υ	Υ				
-	F80h	HDMI / DP Status							Υ
781h	F81h	HDMI Vendor Verb							Υ
782h	-	GTC Capture Trigger							Υ
-	F83h	Captured Wall Clock Value							Υ
-	F84h	Captured GTC Value							Υ
-	F85h	Get GTC Offset Value							Υ
785h	-	Set GTC Offset Value[7:0]							Υ
786h	-	Set GTC Offset Value[15: 8]							Υ
787h	-	Set GTC Offset Value[23:16]							Υ
788h	-	Set GTC Offset Value[31:24]							Υ
789h	F89h	Converter Channel Count							Υ

# **Parameter Support**

					N	lode II	D			
Param ID	Parameter Name	00h	01h	02h	03h	04h	05h	06h	07h	08h
00h	Vendor ID	Υ								
02h	Revision ID	Υ								
04h	Subordinate Node Count	Υ	Υ							
05h	Function Group Type		Υ							
08h	Audio Function Group Capabilities									
09h	Audio Widget Capabilities			Υ	Υ	Υ	Υ	Υ	Υ	Υ
0Ah	Sample Size, Rate CAPs			Υ	Υ	Υ				
0Bh	Stream Formats			Υ	Υ	Υ				
0Ch	Pin Capabilities						Υ	Υ	Υ	
0Dh	Input Amp Capabilities									
0Eh	Connection List Length						Υ	Υ	Υ	
0Fh	Supported Power States		Υ							



					N	lode II	D			
Param ID	Parameter Name	00h	01h	02h	03h	04h	05h	06h	07h	08h
10h	Processing Capabilities									
11h	GPIO Count									
12h	Output Amp Capabilities						Υ	Υ	Υ	
13h	Volume Knob Capabilities									
15h	Device List Length						Υ	Υ	Υ	

# **Node ID Descriptions**

Below is the description of the valid settings of the Vendor Verb 781h at node ID 02h for enabling the features of the Display Audio Codec. The bits 7:4 are not applicable when bit 0 is set to 1.

	Vendo	or Verb 78	31h Bits							Noc	le ID							
Port Selec t [7:4]	Wireless Enable[3: 2]	Enable DP1.2[ 1]	Enable all pins and all Converte rs [0]	00h	Descripti on of the control bits	01h	02h	03h	04h	05 h	06 h	07 h	08 h	09 h	0A h	OB h	OC h	0D h
0000	0	0	0	Single Pin is expose d with DDIA on Node ID 4	Root	Functio n	Vend or	Converte r1	DDIA	Х	X	Х	Х	Х	Х	Х	Х	Х
0001	0	0	0	Single Pin is expose d with DDIB on Node ID 4	Root	Functio n	Vend or	Converte r1	DDIB	Х	Х	Х	Х	Х	Х	Х	Х	Х
0010	0	0	0	Single Pin is expose d with DDIC on Node ID 4	Root	Functio n	Vend or	Converte r1	DDIC	Х	Х	Х	Х	Х	Х	Х	Х	Х
0011	0	0	0	Single Pin is expose d with USBC1 on Node ID 4	Root	Functio n	Vend or	Converte r1	USBC 1	Х	Х	Х	Х	Х	Х	Х	Х	Х
0100	0	0	0	Single Pin is	Root	Functio n	Vend or	Converte r1	USBC 2	Х	Х	Х	Х	Х	Х	Х	Х	Х



	Vendo	or Verb 78	81h Bits							Noc	le ID							
Port Selec t [7:4]	Wireless Enable[3: 2]	Enable DP1.2[ 1]	Enable all pins and all Converte rs [0]	00h	Descripti on of the control bits	01h	02h	03h	04h	05 h	06 h	07 h	08 h	09 h	0A h	OB h	OC h	0D h
				expose d with USBC2 on Node ID 4														
0101	0	0	0	USBC3 on Node ID 4	Root	Functio n	Vend or	Converte r1	USBC 3	Х	Х	Х	Х	Х	X	X	Х	Х
0110	0	0	0	USBC4 on Node ID 4	Root	Functio n	Vend or	Converte r1	USBC 4	Х	Х	Х	Х	Х	Х	X	Х	Х
0111	0	0	0	USBC5 on Node ID 4	Root	Functio n	Vend or	Converte r1	USBC 5	Х	Х	Х	Х	Х	X	Х	Х	Х
1000	0	0	0	USBC6 on Node ID 4	Root	Functio n	Vend or	Converte r1	USBC 6	Х	Х	Х	Х	Х	Х	Х	Х	Х

When Bit 0 is set to 1 of verb 781h then mapping as described below. Any converter can be mapped to any pin widget.

Node ID 0h = Root Node

Node ID 1h = Function Node

Node ID 2h = Vendor Widget

Node ID 3h = Convertor 1

Node ID 4h - DDI A

Node ID 5h = Convertor 2

Node ID 6h - DDI B

Node ID 7h = Convertor 3

Node ID 8h - DDI C

Node ID 9h = Convertor 4

Node ID Ah - USBC 1

Node ID Bh = USBC 2

Node ID Ch - USBC 3

Node ID Dh = USBC 4



Node ID Eh - USBC 5

Node ID Fh = USBC 6

When bits 3:2 are set as follows the following widgets are exposed for wireless functions.

Bits 3:2 = "01" then Node ID 10h - Wireless 1 are exposed

Bits 3:2 = "10" then both Node ID 10h - Wireless 1 and Node ID 11h = Wireless 2 are exposed

Below is the description of the valid settings of the Vendor Verb 781h at node ID 0Bh for enabling the features of the Display Audio Codec. The bits 7:6 are not applicable when bit 0 is set to 1.

	Vendo	or Verb 781	lh Bits							N	ode l	ID .					
Port Sele ct [7:6	4th DDI Enable[ 4]	Wireless Enable[3 :2]	Enable DP1.2[ 1]	Enab le 3 pins[ 0]	Descriptio n of the control bits	00 h	01h	02h	03h	04h	05 h	06 h	07 h	08h	09h	0Ah	0Bh
00	0	0	0	0	Single Pin is exposed with Port B on Node ID 3	Ro ot	Functi on	Conver ter 1	Pin B	X	X	X	X	X	X	X	Vend or
01	0	0	0	0	Single Pin is exposed with Port C on Node ID 3	Ro ot	Functi on	Conver ter 1	Pin C	Х	Х	Х	Х	X	X	X	Vend or
10	0	0	0	0	Single Pin is exposed with Port D on Node ID 3	Ro ot	Functi on	Conver ter 1	Pin D	Х	Х	Х	Х	X	X	X	Vend or
11	1	0	0	0	Single Pin is exposed with Port F on Node ID 3	Ro ot	Functi on	Conver ter 1	Pin F	X	X	X	X	X	X	X	Vend or
00	0	0	0	1	Three Pins are exposed with Ports B,C and D on Node ID 5,6,7 with converter widgets 2, 3, 4 mapped 1:1 to each pin respectivel y.	Ro ot	Functi on	Conver ter 1	Conver ter 2	Conver ter 3	Pi n B	Pi n C	Pi n D	X	X	X	Vend or
00	0	0	1	1	Three Pins are exposed with Ports B,C and D on Node ID 5,6,7 with converter widgets 2, 3, 4 with any converter to any pin	Ro ot	Functi on	Conver ter 1	Conver ter 2	Conver ter 3	Pi n B	Pi n C	Pi n D	Х	Х	х	Vend or



	Vendo	or Verb 781	lh Bits			l				N	ode l	D					
Port Sele ct [7:6	4th DDI Enable[ 4]	Wireless Enable[3 :2]	Enable DP1.2[ 1]	Enab le 3 pins[ 0]	Descriptio n of the control bits	00 h	01h	02h	03h	04h	05 h	06 h	07 h	08h	09h	0Ah	0Bh
					mapping. DP1.2 multistrea ming is enabled.												
00	1	0	0	1	Four Pins are exposed with Ports B,C,D and F on Node ID 5,6,7 and 8 with converter widgets 2, 3, 4 with any converter to any pin mapping. DP1.2 multistrea ming is disabled.	Ro	Functi	Converter 1	Conver ter 2	Conver ter 3	Pi n B	Pi n C	Pi n D	Pin F	X	X	Vend or
00	1	0	1	1	Four Pins are exposed with Ports B,C,D and F on Node ID 5,6,7 and 8 with converter widgets 2, 3, 4 with any converter to any pin mapping. DP1.2 multistrea ming is enabled.	Ro	Functi	Converter 1	Conver ter 2	Conver ter 3	Pi n B	Pi n C	Pi n D	Pin F	X	X	Vend or
00	0	01	1	1	Three Pins are exposed with Ports B,C,D on Node ID 5,6,7 with converter widgets 2, 3, 4 with any converter to any pin mapping. DP1.2 multistrea ming is enabled. Wireless widget 1 is exposed	Ro	Functi	Conver ter 1	Conver ter 2	Conver ter 3	Pi nB	Pi n C	Pi n D	Wirele ss 1	X	X	Vend or



	Vendo	or Verb 781	lh Bits			l				N	ode l	D					
Port Sele ct [7:6	4th DDI Enable[ 4]	Wireless Enable[3 :2]	Enable DP1.2[ 1]	Enab le 3 pins[ 0]	Descriptio n of the control bits	00 h	01h	02h	03h	04h	05 h	06 h	07 h	08h	09h	0Ah	0Bh
					with node ID 8.												
00	0	10	1	1	Three Pins are exposed with Ports B,C,D on Node ID 5,6,7 with converter widgets 2, 3, 4 with any converter to any pin mapping. DP1.2 multistrea ming is enabled. Both wireless widgets are enabled with node ID 8 and 9.	Ro	Functi	Conver ter 1	Conver ter 2	Converter 3	Pi n B	Pi n C	Pi n D	Wirele ss 1	Wirele ss 2	X	Vend or
00	1	01	1	1	Four Pins are exposed with Ports B,C,D and F on Node ID 5,6,7 and 8 with converter widgets 2, 3, 4 with any converter to any pin mapping. DP1.2 multistrea ming is enabled. One wireless widget is enabled on node ID 9.	Ro ot	Functi	Converter 1	Conver ter 2	Converter 3	Pi n B	Pi n C	Pi n D	Pin F	Wirele ss 1	X	Vend or
00	1	10	1	1	Four Pins are exposed with Ports B,C,D and F on Node ID 5,6,7 and 8 with converter widgets 2, 3, 4 with any converter to any pin	Ro ot	Functi	Conver ter 1	Conver ter 2	Conver ter 3	Pi n B	Pi n C	Pi n D	Pin F	Wirele ss 1	Wirele ss 2	Vend or



	Vendo	or Verb 781	lh Bits							N	ode l	D					
Port Sele ct [7:6	4th DDI	Wireless Enable[3 :2]		Enab le 3 pins[ 0]	Descriptio n of the control bits	00 h	01h	02h	03h	04h	05 h	06 h	07 h	08h	09h	0Ah	0Bh
					mapping. DP1.2 multistrea ming is enabled. Both wireless widgets are enabled on node ID 9 and A.												

#### **Node ID 00h Root Node Verbs**

The root node only contains a single verb - the "Get Parameters" verb at F00h.

#### **F00h - Get Parameters**

Parameter	Symbol	Register Name
00h	PARAM_VID	Vendor ID
02h	PARAM_RID	Revision ID
04h	PARAM_SNC	Subordinate Node Count

#### Parameter 00h: VID - Vendor ID

Bit	Reset	Description
31:16	8086h	<b>Vendor ID (VID):</b> Indicates the 16-bit Vendor ID values used to identify the codec to the PnP subsystem.
15:00	<value below="" in="" table=""></value>	<b>Device ID (DID):</b> Indicates the 16-bit Device ID values used to identify the codec to the PnP subsystem.

Device ID 2811h

#### Parameter 02h: RID - Revision ID

Bit	Reset	Description
31:24	0	Reserved
23:20	1h	<b>Major Revision (MJR):</b> Indicates the major revision number (left of the decimal) of the High Definition Audio Specification to which the codec is fully compliant.
19:16	0h	<b>Minor Revision (MNR):</b> Indicates the minor revision number (right of the decimal) or "dot number" of the High Definition Audio Specification to which the codec is fully compliant.
15:08	00h	Revision ID (RID): Indicates the vendor's revision number for this given Device ID.



Bit	Reset	Description
07:00	00h	Stepping ID (SID): Indicates optional vendor stepping number within the revision.

#### Parameter 04h: PARAM\_SNC - Subordinate Node Count

Bit	Reset	Description
31:24	0	Reserved
23:16	0h	<b>Starting Node Number (SNN):</b> Indicates the first sub-node's ID is 01h.
15:08	00h	Reserved
07:00	01h	Total Number of Nodes (TNN): Indicates one sub-node

### F37h GET CCF - Get Current Clock Frequency

Bits	Default	Description
31:6	0	Reserved
05	0	Current Clock 192 MHz (C192): Indicates the current clock is 192 MHz. Reserved for Display Codec
04	1	Current Clock 96 MHz (C96): Indicates the current clock is 96 MHz.
03	0	Current Clock 48 MHz (C48): Indicates the current clock is 48 MHz.
02	0	Current Clock 24 MHz (C24): Indicates the current clock is 24 MHz. Reserved for Display Codec
01	0	Current Clock 12 MHz (C12): Indicates the current clock is 12 MHz. Reserved for Display Codec
00	0	Current Clock 6 MHz (C6): Indicates the current clock is 6 MHz. Reserved for Display Codec

## **Node ID 01h Audio Function Group Verbs**

Set Verb	<b>Get Verb</b>	Symbol	Name
-	F00h	GET PARAM	Get Parameters
705h	F05h	SET_PS / GET_PS	Set Power State
-	F20h	GET_SSID	Get Subsystem ID
720h	F20h	SET_SSID0	Set/Get Subsystem ID
721h	F21h	SET_SSID1	Set/Get Subsystem ID
722h	F22h	SET_SSID2	Set//Get Subsystem ID
723h	F23h	SET_SSID3	Set/Get Subsystem ID
724h	F24h	SET CCF	Set/Get Current Clock Frequency

#### **F00h Get Parameters**

Parameter	Symbol	Register Name
04h	PARAM_SNC	Subordinate Node Count
05h	PARAM_FGT	Function Group Type
08h	PARAM_FGC	Function Group Capabilities



Parameter	Symbol	Register Name
0Fh	PARAM SPS	Supported Power States

#### Parameter 04h: PARAM\_SNC - Subordinate Node Count

Bit	Reset	Description
31:24	0	Reserved
23:16	03h	<b>Start Node Number (SNN):</b> Indicates the start node number of widget or functional nodes in the Functional Group.
15:08	0	Reserved
07:00	07h	Total Number of Nodes (TNN):
		HDMI/DP converters (4) + HDMI/DP pins (9)

#### Parameter 05h: PARAM\_FGT - Function Group Type

Bit	Reset	Description
31:09	0	Reserved
80	0	<b>Unsolicited Capable (UC):</b> Not capable of generating an unsolicited response.
07:00	01h	Node Type (NT): Indicates Audio Function Group.

#### Parameter 08h: PARAM\_FGC - Function Group Capability

Bit	Reset	Description
31:04	0	Reserved
03:00	00h	Output Delay (OD): Output Delay.

#### **Parameter 0Fh: PARAM\_SPS - Supported Power States**

Bit	Reset	Description
31	1	<b>Extended Power State Supported (EPSS):</b> Indicates support for low power states
30	1	Clock Stop (CS): Indicates support for D3 when clock is stopped.
29:04	0	Reserved
03	1	D3 Supported (D3S): Indicates support for D3.
02	0	D2 Supported (D2S): Indicates no support for D2.
01	0	D1 Supported (D1S): Indicates no support for D1.
00	1	<b>D0 Supported (D0S):</b> Indicates support for D0.



### Parameter 16h: PARAM\_A2CAP - Azalia 2 Capabilities

Bits	Reset	Description
31:17	0	Reserved
16	0	<b>Independent Codec Clock (ICC):</b> When set, this indicates that the codec generates its own clock, which may drift from the link clock. When cleared, the codec's clock is locked to the link clock.
15:06	0	Reserved
05	0	Reserved for 192 MHz support.
04	1	96MHz Supported (S96): Indicates 96 MHz clock is supported.
03	1	<b>48MHz Supported (S48):</b> Indicates 48 MHz clock is supported. This bit must always be set.
02	0	<b>24MHz Supported (S24):</b> Indicates 24 MHz clock is supported. Reserved for Display Codec
01	0	12MHz Supported (S12): Indicates 12 MHz clock is supported. Reserved for Display Codec
00	0	6MHz Supported (S6): Indicates 6 MHz clock is supported. Reserved for Display Codec

#### 705h SET\_PS - Set Power State

Bits	Description
07:02	Reserved
01:00	Requested Power State (RPS): Only D0 (00) and D3 (11) may be requested

#### **F05h GET\_PS - Get Power State**

Bits	Reset	Description
31:11	0	Reserved
10	0	<b>Settings Reset (SR):</b> Default values will not be changed. This bit will report 0 in all cases.
09	1	Clock Stop OK (CSOK): Clock stopping in D3 is OK
80	0	Error (ERR): No error will ever be reported.
07:06	0	Reserved
05:04	11	Actual Power State (APS): Indicates the current power state of the node.
03:02	0	Reserved
01:00	11	Requested Power State (CPS): Reflects value written with SET_PS verb.

#### F20h GET SSID - Get Subsystem ID0

Bits	Reset	Description
31:00	80860101h	<b>Subsystem ID (SSID):</b> Reports the sub-system ID set via SET_SSIDx verbs.

# intel

#### 720h SET SSID0 - Set Subsystem ID0

Bits	Description
07:00	Subsystem ID Bits [7:0]

#### 721h SET SSID1 - Set Subsystem ID1

Bits	Description
07:00	Subsystem ID Bits [15:8]

#### 722h SET SSID2 - Set Subsystem ID2

Bits	Description
07:00	Subsystem ID Bits [23:16]

#### 723h SET SSID3 - Set Subsystem ID3

Bits	Description
07:00	Subsystem ID Bits [31:24]

### 724h SET CCF - Set Current Clock Frequency

Bits	Description
07:06	Reserved
05	Set Clock 192 MHz (S192): Set clock to 192 MHz.
04	Set Clock 96 MHz (S96): Set clock to 96 MHz
03	Set Clock 48 MHz (S48): Set clock to 48 MHz
02	Set Clock 24 MHz (S24): Set clock to 24 MHz
01	Set Clock 12 MHz (S12): Set clock to 12 MHz
00	Set Clock 6 MHz (S6): Set clock to 6 MHz

#### **F24h GET CCF - Get Current Clock Frequency**

Bits	Bits	Description
31:06	0	Reserved
05	0	Current Clock 192 MHz (C192): Indicates the current clock is 192 MHz.
04	0	Current Clock 96 MHz (C96): Indicates the current clock is 96 MHz.



Bits	Bits	Description
03	0	Current Clock 48 MHz (C48): Indicates the current clock is 48 MHz.
02	0	Current Clock 24 MHz (C24): Indicates the current clock is 24 MHz.
01	0	Current Clock 12 MHz (C12): Indicates the current clock is 12 MHz.
00	0	Current Clock 6 MHz (C6): Indicates the current clock is 6 MHz.

# **7FFh SET Function Group Reset**

Bits	Reset	Description
07:00		The Function Reset command causes the functional unit, and all widgets associated with the functional unit, to return to their power-on reset values. Note that some controls such as the Configuration Default controls should not be reset with this command. It is also possible that certain other controls, such as Caller-ID, should not be reset.  This command does not affect the Link interface logic, which must be reset with the link RST# signal. Therefore, a codec must not initiate a Status Change request on the link.

# **Audio Output Convertor Widget Verbs**

Verb	Symbol	Verb Name
2h	SET_SDF	Set Stream Descriptor Format
Ah	GET_SDF	Get Stream Descriptor Format
F00h	GET_PARAM	Get Parameters
705h	SET_PS	Set Power State
F05h	GET_PS	Get Power State
706h	SET_CSID	Set Channel and Stream ID
F06h	GET_CSID	Get Channel and Stream ID
F0Dh	SET_DC1	Get Digital Converter
70Dh	SET_DC1	Set Digital Converter 1
70Eh	SET_DC2	Set Digital Converter 2
73Eh	SET_DC3	Set Digital Converter 3
73Fh	SET_DC4	Set Digital Converter 4
72Dh	SET_CCC	Set Converter Channel Count
F2Dh	GET_CCC	Get Converter Channel Count

# **2hAh SETGET\_SDF - SetGET Stream Descriptor Format**

Bits	Reset	Description
31:15	0	Reserved
14	0	Sample Base Rate (SBR):
13:11	000	Sample Base Rate Multiplier (SBRM):
10:08	000	Sample Base Rate Divisor (SBRD):
07	0	Reserved
06:04	011	Bits / Sample (BPS):
		001b: Data is packed in memory in 16 bit containers on 16 bit boundaries
		010b: Data is packed in memory in 20 bit containers on 32 bit boundaries
		011b: Data is packed in memory in 24 bit containers on 24 bit boundaries
		100b: Data is packed in memory in 32 bit containers on 32 bit boundaries
		All other bit combinations reserved
03:00	1h	# Channels in Stream (NCS): 2 channels in each frame

## **F00h Get Parameters**

Parameter	Symbol	Register Name
09h	PARAM_AWC	Audio Widget Capabilities
0Ah	PARAM_PSB	Parameter Sizes and Bit Rates
0Bh	PARAM_SF	Stream Formats
0Fh	PARAM_SPS	Power Supported States

# **Parameter 09h: AWC - Audio Widget Capabilities**

Bits	Reset	Description
31:24	0	Reserved
23:20	0h	Widget Type (TYPE): Indicates this is an audio output widget
19:16		Sample Delay in Widget (DELAY):
15:13	011	<b>Channel Count Extension (CCE):</b> These three bits, combined with STRO, indicate that there are 8 channels supported.



Bits	Reset	Description
11	0	L-R Swap (LRS): Indicates no left/right channel swap.
10	1	Power Control (PC): Indicates power state control
09	1	Digital (DIG): Indicates support for digital streams.
08	0	Connection List (CL): Indicates no connection list
07	0	Unsolicited Capable (UC): Indicates support for unsolicited responses.
06	0	Processing Widget (PW): Indicates no support for processing
05	0	Stripe (STRP): Indicates striping not supported.
04	1	Format Override (FO): Indicates support for formatting
03	1	Amp Parameter Override (APO): Indicates no amplifier support.
02	0	Out Amp Present (OAP): Indicates no output amplifier present.
01	0	In Amp Present (IAP): Indicates no input amplifier present.
00	1	Stereo (STRO): Indicates a stereo widget

## Parameter 0Ah: PSB - PCM Sizes and Bit Rates

Bits	Reset	Description
31:21	0	Reserved
20	1	32-bit Support (B32): Indicates 32-bit samples supported
19	1	24-bit Support (B24): Indicates 24-bit samples supported
18	0	20-bit Support (B20): Indicates 20-bit samples supported
17	1	16-bit Support (B16): Indicates 16-bit samples supported
16	0	8-bit Support (B8): Indicates 8-bit samples not supported
15:12	0	Reserved



Bits	Reset	Description
11	0	<b>384 kHz Support (R12):</b> Indicates 384 kHz not supported
10	1	192 kHz Support (R11): Indicates 192 kHz supported
09	1	176.4 kHz Support (R10): Indicates 176.4 kHz supported
08	1	96 kHz Support (R9): Indicates 96 kHz supported
07	1	88.2 kHz Support (R8): Indicates 88.2 kHz supported
06	1	48 kHz Support (R7): Indicates 48 kHz supported
05	1	44.1 kHz Support (R6): Indicates 44.1 kHz supported
04	1	32 kHz Support (R5): Indicates 32 kHz supported
03	0	22.05 kHz Support (R4): Indicates 22.05 kHz not supported
02	0	16 kHz Support (R3): Indicates 16 kHz not supported
01	0	11.025 kHz Support (R2): Indicates 11.025 kHz not supported
00	0	8 kHz Support (R1): Indicates 8 kHz not supported

#### **Parameter 0Bh: SF - Stream Formats**

Bits	Reset	Description
31:03	0	Reserved
02	1	AC3 Support (AC3): Indicates AC3 stream format is supported
01	0	Float32 Support (F32): Indicates float32 stream format not supported
00	1	PCM Support (PCM): Indicates PCM format is supported.

# **Parameter 0Fh: PARAM\_SPS - Supported Power States**

Bit	Reset	Description
31	1	Extended Power State Supported (EPSS): Indicates support for low power states
30:04	0	Reserved



Bit	Reset	Description
03	1	D3 Supported (D3S): Indicates support for D3.
02	0	D2 Supported (D2S): Indicates no support for D2.
01	0	D1 Supported (D1S): Indicates no support for D1.
00	1	D0 Supported (D0S): Indicates support for D0.

## 705h SET\_PS - Set Power State

Bits	Description	
07:02	Reserved	
01:00	Requested Power State (RPS): Only D0 (00) and D3 (11) may be requested	

## **F05h GET\_PS - Get Power State**

Bits	Reset	Description			
31:11	0	Reserved			
10	0	Settings Reset (SR): Default values will not be changed. This bit will report 0 in all cases.			
09	0	Clock Stop OK (CSOK): Clock stopping in D3 is not OK			
08	0	Error (ERR): No error will ever be reported.			
07:06	0	Reserved			
05:04	11	Actual Power State (APS): Indicates the current power state of the node.			
03:02	0	Reserved			
01:00	11	Requested Power State (CPS): Reflects value written with SET_PS verb.			

## 706hF06h GETSET\_CSID - GetSet Channel and Stream ID

Bits	Reset	Description	
07:04	0h	Stream ID (SID): Link stream used by the converter for data output.	
03:00	0h	Lowest Channel Number (LCN): Lowest channel used by the converter.	



# **Digital Converter Verbs**

# **F0Dh: GET\_DC - Get Digital Converter**

Bits	Reset	Description		
31:24	0	Reserved		
23	1	Keep Alive (KA): See SET_DC3.KA		
22:20	0	Reserved		
19:16	0h	IEC Coding Type (ICT): See SET_DC3.ICT		
15	0	Reserved		
14:08	00h	Category Code (CC): See SET_DC1.CC		
07	0	Level (LVL): See SET_DC1.LVL		
06	0	Professional (PRO): See SET_DC1.PRO		
05	0	Audio is not PCM (AUDIO): See SET_DC1.AUDIO		
04	0	Copyright (COPY): See SET_DC1.COPY		
03	0	Pre-emphasis (PRE): See SET_DC1.PRE		
02	0	Validity Configuration (VCFG): See SET_DC1.VCFG		
01	0	Validity (V): See SET_DC1.V		
00	1	Digital Enable (DIGEN): See SET_DC1.DIGEN		

# 70Dh: SET\_DC1 - Set Digital Converter 1

Bits	Description		
07	Level (LVL): S/PDIF IEC Generation Level.		
06	Professional (PRO): When set, indicates professional use of channel.		
05	Audio is not PCM (AUDIO): When set, data is non-PCM format.		
04	Copyright (COPY): When set, copyright asserted.		
03	Pre-emphasis (PRE): When set, enables filter pre-emphasis.		



Bits	Description
02	Validity Configuration (VCFG): Determines S/PDIF transmitter behavior when data is not being transmitted.
01	<b>Validity (V):</b> Affects the validity flag transmitted in each sub-frame, and enables S/PDIF transmitter to maintain connection during error or mute conditions.
00	Digital Enable (DIGEN): When set, enables digital content

## **70Eh: Digital Converter 2**

Bits	Description		
07	Reserved		
06:00	Category Code (CC): S/PDIF IEC Category Code.		

# 73Eh: Digital Converter 3

Bits	Description	
07	Keep Alive	
06:04	Reserved	
03:00	IEC Coding Type	

## 73Fh: Digital Converter 4

Bits	Description
07:00	Reserved

# 72DhF2Dh GETSET\_CCC - GetSet Converter Channel Count

Bits	Reset	Description	
07:04	0	Reserved	
03:00	0000	Converter Channel Count 1 (0th order)	

# **Pin Widget Verbs**

Set Verb	<b>Get Verb</b>	Symbol	Verb Name
3h	1	SET_AM	Set Amplifier Mute
-	Bh	GET_AM	Get Amplifier Mute
-	F00h	-	Get Parameters
701h	F01h	SET_CSC / GET_CSC	Set/Get Connection Select Control
-	F02h	-	Get Connection List Entry

<b>Set Verb</b>	<b>Get Verb</b>	Symbol	Verb Name
705h	F05h	SET_PS / GET_PS	Set/Get Power State
707h	F07h	SET_PWC / GET_PWC	Set/Get Pin Widget Control
708h	F08h	SET_UE / GET_UE	Set/Get Unsolicited Response Enable
-	F09h	-	Get Pin Sense
71Ch	-	SET_CD0	Set Configuration Default Byte 0
71Dh	-	SET_CD1	Set Configuration Default Byte 1
71Eh	-	SET_CD2	Set Configuration Default Byte 2
71Fh	-	SET_CD3	Set Configuration Default Byte 3
-	F1Ch	GET_CD	Get Configuration Default
-	F2Eh	GET_HDIS	Get HDMI/DP Info Size
730h	F30h	SET_HII / GET_HII	Set/Get HDMI Info Index
731h	F31h	SET_HID / GET_HID	Set/Get HDMI Info Data
732h	F32h	SET_HITC / GET_HITC	Set/Get HDMI Info Transmit Control
733h	F33h	SET_PC / GET_PC	Set/Get Protection Control
734h	F34h	SET_CCM / GET_CCM	Set/Get Converter Channel Map
735h	F35h	SET_DS / GET_DS	Set/Get Device Select
-	F36h	GET_DDLE	Get Display Device List Entry
73Ch	F3Ch	SET_DPID / GET_DPID	Set/Get DisplayPort Stream ID

# **3h SET\_AM - Set Amplifier Mute**

Bits	Bits	Description
15	0	Set Output Amp (SOA):.
14	0	Set Input Amp (SIA):.
13	0	Set Left Amp (SLA):.
12	0	Set Right Amp (SRA):.
11:08	0h	Index (IDX):
07	1	Mute (MUTE): When set, amp muted.
06:00	0	Reserved

# **B8h GET\_AM - Get Amplifier Mute**

Ī		_	
ı	Bits	Bits	Description



Bits	Bits	Description
31:08	0	Reserved
07	1	Mute (MUTE): When set, amp is muted.
06:00	0	Reserved

## **F00h Get Parameters**

Parameter	Symbol	Register Name	
09h	PARAM_AWC	Audio Widget Capabilities	
0Ch	PARAM_PC	Pin Capabilities	
0Eh	PARAM_CLL	Connection List Length	
12h	PARAM OAC	Output Amplifier Capabilities	
15h	PARAM_DLL	Device List Length	
0Fh	PARAM_SPS	Supported Power States	

# **Parameter 09h: AWC - Audio Widget Capabilities**

Bits	Reset	Description
31:24	0	Reserved
23:20	4h	Widget Type (TYPE): Indicates this is a pin complex widget
19:16	0	Sample Delay in Widget (DELAY): No delay through the pin widget.
15:13	011	Channel Count Extension (CCE): This field, combined with STRO, indicate 8 channels supported.
11	0	L-R Swap (LRS): Indicates no left/right channel swap.
10	1	Power Control (PC): Indicates power state control
09	1	Digital (DIG): Indicates support for digital streams.
08	1	Connection List (CL): Indicates a connection list
07	1	Unsolicited Capable (UC): Indicates support for unsolicited responses.
06	0	Processing Widget (PW): Indicates no support for processing
05	0	Stripe (STRP): Indicates striping not supported.



Bits	Reset	Description
04	0	Format Override (FO): Indicates no support for formatting
03	1	Amp Parameter Override (APO): Indicates no amplifier override support.
02	1	Out Amp Present (OAP): Indicates no output amplifier present.
01	0	In Amp Present (IAP): Indicates no input amplifier present.
00	1	Stereo (STRO): Indicates a stereo widget

# **Parameter 0Ch: PC - Pin Capabilities**

Bits	Reset	Description
31:28	0	Reserved
27	1	High Bit Rate (HBR): Indicates support for high bit-rate audio
26	0	Reserved
25	1	Multi Stream Capable (MSC): Indicates support for DisplayPort Multistream. Will be zero in vanilla mode.
24	1	DisplayPort (DP): Indicates support for DisplayPort
23:08	0	Reserved
07	1	HDMI (HDMI): Indicates support for HDMI
06:05	0	Reserved
04	1	Output Capable (OC): Pin is output capable
03	0	Reserved
02	1	Presence Detect Capable (PDC): Indicates capability for presence detection
01:00	0	Reserved

# **Parameter 0Eh: CLL - Connection List Length**

Bits	Reset	Description
31:08	0	Reserved
07	0	Long Form (LF): Indicates connection list is short form
06:00	03h	Length (LEN): Indicates there is one item in the connection list.

# **Parameter 12h: OAC - Output Amplifier Capabilities**

Bits	Reset	Description
31	1	Mute Capable (MC): Muting is capable on this pin
30:00	0	Reserved

# **Parameter 15h: DLL - Device List Length**

Bits	Reset	Description
31:06	0	Reserved
05:00	00h	Length (LEN): Indicates no devices

# **Parameter 0Fh: PARAM\_SPS - Supported Power States**

Bit	Reset	Description
31	1	Extended Power State Supported (EPSS): Indicates support for low power states
30:04	0	Reserved
03	1	D3 Supported (D3S): Indicates support for D3.
02	0	D2 Supported (D2S): Indicates no support for D2.
01	0	D1 Supported (D1S): Indicates no support for D1.
00	1	<b>D0 Supported (D0S):</b> Indicates support for D0.



## 701hF01h SETGET\_CSC - SetGet Connection Select Control

Bits	Reset	Description
07:00	00h	Connection Select Control (CSC):

## **F02h GET\_CLE - Get Connection List Entry**

Bits	Reset	Description	
31:08	0	Reserved	
07:00	Varies	Connection List Entry (CLE): 02h for NodelD 05h, 03h for NodelD 06h, and 04h for NodelD 07h	

## 705h SET\_PS - Set Power State

Bits	Description
07:02	Reserved
01:00	Requested Power State (RPS): Only D0 (00) and D3 (11) may be requested

#### **F05h GET\_PS - Get Power State**

Bits	Reset	Description	
31:11	0	Reserved	
10	0	Settings Reset (SR): Default values will not be changed. This bit will report 0 in all cases.	
09	0	Clock Stop OK (CSOK): Clock stopping in D3 is not OK	
08	0	Error (ERR): No error will ever be reported.	
07:06	0	Reserved	
05:04	11	Actual Power State (APS): Indicates the current power state of the node.	
03:02	0	Reserved	
01:00	11	Requested Power State (CPS): Reflects value written with SET_PS verb.	

## 707hF07h SETGET\_PWC - SetGet Pin Widget Control

Bits	Reset	Description
07	0	Reserved
06	1	Out Enable (OE): When set, the audio is enabled



Bits	Reset	Description
05:02	0	Reserved
01:00	00	Encoded Packet Type (EPT):

#### 708hF08h SETGET\_UE - SetGet Unsolicited Enable

Bits	Description
07	Unsolicited Enable (UE): When set, unsolicited responses are allowed
06	Reserved
05:00	Tag (TAG):

## F09h GET\_PS - Get Pin Sense

#### **Determining SST / MST Mode**

The audio codec will use multi-stream based indexing (MST mode) as described in the following sections if the following conditions are met, else it will use Non-MST mode.

- In register, the bit-field "TRANS DDI Mode Select" is set to "DP MST" AND
- In verb (781h), the bit-field "Enable DP1.2 Features" (bit 1) is set to 1b.

#### **Verb Parameters (Non-MST Mode)**

For non-MST mode, the F09h verb response will automatically provide the status of the single pipe associated with the given pin node.

Nothing needs to be set in the data byte of the F09h Get Pin Sense verb.

Bits	Reset	Description
07:00	0	Reserved



#### **Verb Parameters (MST Mode)**

For MST mode, the F09h verb response will provide the status of the pipe selected in the Pipe Select bit-field, among the pipe(s) associated with the given pin node.

The data byte of the F09h Get Pin Sense verb should be programmed to select the desired pipe as shown below.

Bits	Reset	Description
07:06	0	Reserved
05:00	0	<b>Pipe Select:</b> Set to 000000b for pipe A, 000001b for pipe B, 000010b for pipe C, 000011b for pipe D

#### **Verb Response (All Modes)**

The verb response for the F09h Get Pin Sence verb command contains the following data regardless of which mode (Non-MST or MST) is used.

Bits	Reset	Description
31	0	Presence Detect (PD): When set presence is detected on this pin.
30	0	ELD Value (ELDV):
29	0	Inactive (INA):
28:00	28:00	Reserved

## 71Ch SET\_CD0 - Set Configuration Default Byte 0

Bits	Description
07:04	Default Association (DA):
03:00	Sequence (SEQ):

## 71Dh SET\_CD1 - Set Configuration Default Byte 1

Bits	Description
07:04	Color (COL):
03:00	Miscellaneous (MISC):



# 71Eh SET\_CD2 - Set Configuration Default Byte 2

Bits	Description
07:04	Default Device (DD):
03:00	Connection Type (CT):

# 71Fh SET\_CD3 - Set Configuration Default Byte 3

Bits						De	escript	ion				
07:06	Port Connecti	rt Connectivity (PC): External connectivity of the pin complex.										
	• 00 = Cc	nnecte	nnected to jack									
	• 01 = No	physic	cal coni	nection								
	• 10 = Fix	ed fun	ction d	evice (in	tegrat	ed speal	ker, mi	c, etc.)				
	• 11 = Bo	th a jac	ck and i	nternal	conne	ction						
05:00	Location (LOC):											
			Bits 3:0									
	Bits 5:4	0h:	1h:	2h:	3h:	4h:	5h:	6h:	7h:	8h:	9h:	Ah-Fh
		N/A	Rear	Front	Left	Right	Тор	Bottom	Special	Special	Special	Reserved
	00: External	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ		
	01: Internal	Υ							Υ	Υ	Υ	
	10: Separate Chassis	Υ	Y	Υ	Υ	Y	Υ	Υ				
	11: Other	Υ						Υ	Υ	Υ	_	_

# **F1Ch GET\_CD - Get Configuration Default**

Bits	Description
31:30	Port Connectivity (PC): See SET_CD3.PC
29:24	Location (L): See SET_CD3.L
23:20	Default Device (DD): See Set_CD2.DD
19:16	Connection Type (CT): See Set_CD2.CT
15:12	Color (COL): See SET_CD1.COL

Bits	Description
11:08	Miscellaneous (MISC): See SET_CD1.MISC
07:04	<b>Default Association (DA):</b> See SET_CD0.DA
03:00	Sequence (SEQ): See SET_CD0.SEQ

#### **F2Eh HDMIDP Info Size**

Bits	Reset	Description
31:08	0	Reset
07:00	Varies	Size (SZ): Indexes 0 - 3 return 1Eh, index 1000 returns 53h, others reserved.

#### F2Fh Get ELD Data

Parameter	Symbol	<b>Register Name</b>
07:0h	PARAM_INDX	ELD DATA Index

#### **Parameter nn: ELD Data**

Bits	Reset	Description		
31:00	0	ELD Data		

## 730hF30h SETGET\_HII - SetGet HDMI Info Index

Bits	Reset	Description			
07:05	000	Infoframe Packet Index (IPI):			
		Value	Name	Value	Name
		000	Audio	011	GP3
		001	GP	100	GP4
		010	GP2	Others	Reserved
04:00	00h	Byte O	ffset Inc	dex Poiı	nter (BOI):

# 731hF31h SETGET\_HID - SetGet HDMI Info Data

Bits	Reset	Description
07:00	00h	Data (DATA): Data at current index pointed to from SET_HII verb.



## 732hF32h SETGET\_HITC - SetGet HDMI Info Transmit Control

Bits	Reset	Description	
07:06	00	nfoFrame Control Current Indexed Frame (IFCCIF):	
		• 00 = Disable Transmit	
		• 01 = Reserved	
		• 10 = Transmit Once	
		• 11 = Best Effort	
05:00	0	Reserved	

## 733h SET\_PC - Set Protection Control

Bits	Description
07:03	Unsolicited Response Sub Tag (URST): Subtag to use for unsolicited responsed.
02	Reserved

## 734hF34h SETGET\_CCM - GetSet Converter Channel Map

Bits	Reset	Description
07:04	0h	Converter Channel (CC):
03:00	0h	Slot (SN):

#### 735h SET\_DS - Set Device Select

Bits	Reset	Description
07:06	0	Reserved
05:00	00h	<b>Device (D):</b> 000000, 000001, 000010, 000011 (based upon number of devices present)

## F35h: GET\_DS - Get Device Select

Bits	Description
31:12	Reserved: Set to 0
11:06	SinK Device ID: Sink Device ID in the multi stream topology of the DP hierarchy.
	Device attached to Pipe A will have ID of "000000", PipeB will have "000001", Pipe C will have "000010" and Pipe D will have "000011".



Bits	Description	
05:00	Device (D):Device Entry index currently set	

# F36h GET\_DDLE - Get Display Device List Entry

Bits	Bits	Description
31:16	0	Reserved
15	0	Reserved
14	0	IA of Entry 3
13	0	ELDV of Entry 3
12	0	PD of Entry 3
11	0	Reserved
10	0	IA of Entry 2
09	0	ELDV of Entry 2
08	0	PD of Entry 2
07	0	Reserved
06	0	IA of Entry 1
05	0	ELDV of Entry 1
04	0	PD of Entry 1
03	0	Reserved
02	0	IA of Entry 0
01	0	ELDV of Entry 0
00	0	PD of Entry 0



# 73ChF3Ch SETGET\_DPID - SetGet DisplayPort Stream ID

Bits	Reset	Description
07:03	00h	<b>Tag (TAG):</b> Represents the SSID that will go in the lower 5 bits of the SSID
02:00	000	Index (IDX): Pointer to program multiple SSID

# **Intel Vendor Widget Verbs**

Set Verb	<b>Get Verb</b>	Symbol	Verb Name
-	F00h	GET_PARAM	Get Parameters
-	F80h	GET_HDPS	Get HDMI/DP Status
781h	F81h	SET_HVV / GET_HVV	Set/Get iDisp Codec Vendor Verb
782h	-	SET_GTCT	Set GTC Trigger
-	F83h	GET_CWC	Get Captured Wall Clock
	F84h	GET_CGTC	Get Captured GTC Value
	F85h	GET_GOF	Get GTC Offset Value
785h	-	SET_GOF0	Set GTC Offset Value Byte 0
786h	1	SET_GOF1	Set GTC Offset Value Byte 1
787h	-	SET_GOF2	Set GTC Offset Value Byte 2
788h	-	SET_GOF3	Set GTC Offset Value Byte 3
789h	F89h	SET_GDI / GET_GDI	Set/Get GTC Offset Device Index

#### **F00h Get Parameters**

Parameter	Symbol	Register Name
09h	PARAM_AWC	Audio Widget Capabilities

# **Parameter 09h: AWC - Audio Widget Capabilities**

Bits	Reset	Description
31:24	0	Reserved
23:20	Fh	Widget Type (TYPE): Indicates this is a vendor defined widget
19:00	0	Reserved

## 71Eh SET\_GET\_GFXMAILBOX - Set Get GFX MAILBOX Byte 2

#### 71Eh: SET GFX MAILBOXM

Bits	Default	Description
07:00	00	Contents to be defined by GFX driver and audio driver

#### F1Eh: GET GFX MAILBOX

Bits	Default	Description
31:24	00h	Other values of 71F, verbs
23:16	00h	Contents to be defined by GFX driver and audio driver
15:00	0000h	Other values of 71D, 71C verb

#### 728h SET CLOCK OFF - Set Clock Off Command

Bits	Description
07:00	Data is Irrelevant

## 708hF08h SETGET\_UE - SetGet Unsolicited Enable

Bits	Description
07	Unsolicited Enable (UE): When set, unsolicited responses from GFX MAIL BOX register writes are allowed.
06	Reserved
05:00	Tag (TAG): Tag for GFX Mail box register unsol responses.

# 782h SET\_GTCT - Set GTC Trigger

Bits	Bits	Description
07:00	0	Any data: The value of this field is irrelevant. The access of the SET causes a capture to occur.

## F83h GET\_CGTC - Get Captured GTC Value

Bits	Bits	Description
07	0	<b>GTC Value:</b> 32-bit GTC value captured on the SET_GTCT verb

## F84h GET\_CWC - Get Captured Wall Clock Value

Bits	Bits	Description
31:00	0	Wall Clock Value: 32-bit wall clock value captured on the SET_GTCT verb

#### F85h GET GOF - Get GTC Offset Value

Bits	Reset	Description	
31:00	0h	Value (VAL): Reports the GTC Offset Value.	

## 785h SET GOF0 - Set GTC Offset Value Byte 0

Bits	Description
07:00	GTC Offset Value Bits [7:0]

## 786h SET GOF1 - Set GTC Offset Value Byte 1

Bits	Description
07:00	GTC Offset Value Bits [15:8]

## 787h SET GOF2 - Set GTC Offset Value Byte 2

Bits	Description
07:00	GTC Offset Value Bits [23:16]

#### 788h SET GOF3 - GTC Offset Value Byte 3

Bits	Description
07:00	GTC Offset Value Bits [31:24]

## 789hF89h SETGET\_GDI - SetGet GTC Device Index

Bits	Reset	Description		
07:06	0	Reserved		
05:00		<b>Device (D):</b> 000001, 000010 (based upon number of devices present) This is the pipe based. 000000 i s pipeA and so on and so forth.		




# **North Display Engine Registers**

This chapter contains the register descriptions for the display engine portion of a family of graphics devices.

These registers vary by devices within the family of devices, so special attention needs to be paid to which devices use which registers and register fields.

Different devices within the family may add, modify, or delete registers or register fields relative to another device in the same family based on the supported functions of that device.

# **LKF1 Display 11.5 Overview**



PHY

Panel Power

PHY

PHY



The front end of the display contains the pipes. The pipes connect to the transcoders. The transcoders, except for wireless, connect to the DDIs to drive the IO/PHY. Wireless writes back to memory.

#### **General Capabilities**

Four simultaneous displays (pipes A, B, C, D)

- 7 planes and 1 cursor per pipe
- Audio streams per pipe to go to external ports
- HDR support for 3 planes per pipe
- VESA DSC compression support for all pipes
- Pipe A optimized for low power

#### External display connections

- 2 wireless capture
- 2 USB Type C ports (DisplayPort alternate mode, native DisplayPort on legacy connector, native HDMI on legacy connector)
- Hotplug for type C and non-type C legacy modes
- AUX channels for DisplayPorts
- Multi-stream support for DisplayPorts

#### Embedded/local display connections

1 x8 MIPI DSI or 2 x4 MIPI DSI

#### South Display

 Backlight modulation PWM, panel power sequencing, GMBUS I2C, non-typeC legacy hot plug detection

#### **Port Frequencies**

Port Type	Speed GHz		
MIPI DSI	2.5		
USB TypeC	DisplayPort HBR3 8.1 (DP alternate mode, native DP on legacy connector) 5.94 HDMI (native HDMI on legacy connector)		




## **Maximum Resolution Support**

Port Type	Maximum Resolution		
HDMI 1.4	4k 30Hz 8bpc (can use 10bpc or 12bpc at lower resolution and refresh rates)		
HDMI 2.0	RGB 4k 60Hz 8bpc (can use higher bpc at lower resolution and refresh rates) YUV420 4k 60Hz 12bpc		
DisplayPort	4k 60Hz 12bpc		
MIPI DSI	4k 60Hz (depends on link width and compression)		
Wireless capture	Single 3840x2160 60Hz 10bpc Dual 2560x1600 60Hz 10bpc		

Note: Resolutions supported, but not a guarantee of user experience across multiple displays. See the Resolution Support page for detailed restrictions.

## **USB TypeC**



The USB type C ports are integrated into the CPU. Each type C port is shared between USB and display engine.

FIA selects between the controllers and handles cable orientation swapping. Multiple controllers can share the connector simultaneously, but with reduced number of lanes for each.



Display engine has these output types for type C

- DisplayPort alternate mode: Display engine sends DisplayPort data to FIA to be muxed to the correct PHY lanes. DP can use 2 or 4 of the data lanes, depending on whether the connector is being shared with another controller.
- Native HDMI: This is used for a legacy HDMI connector on a type C port. Display engine sends HDMI data to FIA to be passed through to the correct PHY lanes. There is no muxing with other controllers.
- Native DisplayPort: This is used for a legacy DisplayPort connector on a type C port. Display engine sends DisplayPort data to FIA to be passed through to the correct PHY lanes. There is no muxing with other controllers.

The type C sub-system and power delivery controller determine the ownership of the type C connector. They interpret type C hotplug events and decide whether the hotplug should be routed to display engine or to one of the other controllers, and which lanes are available for DP alternate mode.

If the hotplug is directed to display engine it can take these paths

- Legacy hotplug interrupt: This interrupt comes through the south display hotplug detection and interrupt. This is used for the native HDMI or DP case with a legacy connector on a type C port.
- DP alternate hotplug interrupt: This interrupt comes through the north display typeC hotplug control and interrupt. This is used for DP alternate mode.

Depending on the type of interrupt, software needs to configure the display output to go to the correct destination.

#### **Power Wells**


Display engine functions are spread across several different power gated (PG) wells that can be shut down to optimize power for different configurations.

Hardware can dynamically control some PGs for display power states. That is enabled through the DC State programming.

Refer to LKF1 Sequences for Power Wells for more details on the functions in each power well and the sequences for enabling and disabling power.



#### **Pipes**



The display pipes contain the planes, blending, color measurement and adjustment, scaling, and dithering.

FBC is supported only on pipe A.

3D LUT and LDPST are supported only on pipe A and B.

The planes read data from memory, format it into pixels, and can apply color correction and scaling. Each display pipe has 7 planes and a cursor.

The plane blending combines the output from all the planes following a fixed Z-order. Plane 1 is the bottom most plane and higher numbered planes stack on top of it. Cursor goes ontop of all the planes.

Planes 1-3 support HDR. Planes 4-7 support SDR. Plane details are in the Universal Plane and Plane Capability and Interoperability sections.

The background color that is seen under the bottom most plane is programmable.

The blended pixels pass through several color correction functions and then output to the trancoders.

The pipes each have two pipe scalers. Each pipe scaler can be assigned to scale a plane or scale the blended output.



#### **Transcoders**

The display transcoders contain the timing generators, port encoders, DisplayPort transport control, Audio/Video mixers, and Video Data Island Packet mixers.

Except for the WD (Wireless Display) transcoders, the transcoders convert pixel data to the appropriate format for the port, mix in data islands and audio, and output the data to the DDIs.

The WD transcoders convert pixel data to the appropriate format, then write it to system memory.

Transcoder A-D can support DisplayPort or HDMI, with audio.

Transcoders DSI\* only support MIPI DSI.

The transcoders, except for wireless transcoders, can make use of VDSC compression.

#### **Audio**

The Azalia2 interface provides data to the audio codec.

The audio codec connects to the Audio/Video mixers in the transcoders.


The audio codec can also write data back to system memory for wireless audio.

#### **DDIs (Digital Display Interfaces)**

The DDIs contain port logic to interface to the DDI physical (PHY) layer.



**Pipe to Transcoder to DDI Mappings** 





Twin modes are not supported. A pipe cannot drive more than one display.

A pipe cannot connect to more than one transcoder simultaneously.

With DisplayPort multistream it is possible to have multiple pipes/transcoders driving a single DDI. Multistream requires a transcoder to be enabled to drive the DP transport, even if the associated pipe streams are disabled.

Transcoders DSI\* and WD\* do not support multistream.

Two pipes can drive a single display through two transcoders and two DDIs that are joined in the panel (tiled display) or by using DSC compression and joining the pipe outputs to go to a single transcoder and DDI.

Transcoders A-D are tied to the respective Pipes A-D. Each pipe output can go to either the respective transcoder or to transcoders WD\* and DSI\*.

Pipe A VDSC outputs 2 streams to split the display for DSI dual link.

Transcoders A-D can connect to any DDI. Transcoders WD\* can only go to system memory. Transcoders DSI\* connext to DPHY\*.

#### **MIPI DSI Panel Pins Mapping to Display GPIO Pins**

MIPI Panel Pin	<b>GPIO Pin</b>	Controls
RESET 1	DDSP_HPD_A	South display SHOTPLUG_CTL_DDI DDIA HPD Output Data
AVEE 1	DDPA_CTRLCLK	South display GPIO_CTL_1 (DDIA) clock
VIO 1	DDPA_CTRLDATA	South display GPIO_CTL_1 (DDIA) data
AVDD 1	L_VDDEN	South display 1st panel power sequencing power enable
BKLTEN 1	L_BKLTEN	South display 1st panel power sequencing backlight enable
PWM 1	L_BKLTCTL	South display 1st backlight PWM output
TE for DSI transcoder 0	Utility Pin	UTIL_PIN_CTL
RESET 2	DDSP_HPD_B	South display SHOTPLUG_CTL_DDI DDIB HPD Output Data
AVEE 2	DDPB_CTRLCLK	South display GPIO_CTL_2 (DDIB) clock
VIO 2	DDPB_CTRLDATA	South display GPIO_CTL_2 (DDIB) data
AVDD 2	DDSP_HPD_C	*South display 2nd panel power sequencing power enable
BKLTEN 2	DDPC_CTRLCLK	*South display 2nd panel power sequencing backlight enable
PWM 2	DDPC_CTRLDATA	*South display 2nd backlight PWM output
TE for DSI transcoder 1	DSI_DE_TE_2	Enabled automatically by DSI transcoder 1

IO pins are muxed between the second PPS/backlight, and DDIC GPIO/GMBUS/HPD. Set 0xC2000 bit 2 = 1 to switch the mux to allow the second PPS and backlight to be used. This setting is based on platform configuration and must be configured before using the second PPS/backlight or DDIC GPIO/GMBUS/HPD and then not changed afterwards.



#### **Mode Set**

A mode set sequence is the programming sequence that must be followed when enabling or disabling output to a display. There are several different mode set sequences documented in the following sections. The sequence to use depends on which type of port is being enabled or disabled.

#### **Sequences for Intel MIPI DSI IP**

This folder contains the sequences for the Intel MIPI DSI IP

#### **Sequences for LKF MIPI DSI**

This page represents the new sequences for the LKF MIPI DSI ports. The high level changes over the Sequences:

- 1. New DPHY register programming
- 2. New Flushing operation w/ DSI\_CMD\_TXHDR register (to facilitate Seamless Mode Switching)
- 3. New Frame Update Request attributes associated with the DSI\_CMD\_FRMCTL register (to facilitate Dual Independent Port Synchronization in Command Mode)

#### **DSI Transcoder Enable Sequence**

The main difference between the enabling sequence for the LKF DSI has to do with the DPHY programming.

- 1. Initialize display (LKF1 Sequences to Initialize Display)
- 2. Enable Power Wells
  - a. If Pipe A is not being used to drive MIPI DSI, then the power wells for those pipes will also need to be enabled (see Sequences for Power Wells)
- 3. Enable IO Power
  - a. Configure the mode of operation of the IO for MIPI DSI (via DSI\_IO\_MODECTL)
    - Note that setting the IO mode will assert the HS Word clock (a.k.a. the 1X clock) request to the IO. This will enable the IO to forward the HS Word clock back to the Display Engine
  - b. Enable PWR\_WELL\_CTL\_DDI Power Requests for the DDI that will be used (DSI0 uses DDI A; DSI1 uses DDI B)
    - i. Note that the DPHY automatically powers up the AUX lane (DSI Data Lane 0) when it receives the power request with the IO mode set to MIPI DSI. Do **not** try to power on the AUX channel using the PWR\_WELL\_CTL\_AUX register
  - c. Wait for PWR\_WELL\_CTL\_DDI Power Status = Enabled
    - i. Timeout after 20us
- 4. Enable PLL
  - a. If PLL is not already enabled, follow LKF1 Port Clock Programming enable seguence



- b. Configure PLL to port mapping to direct the PLL output to the DDI
- c. If not already done, gate the DDI clock associated with port being enabled (DPCLKA\_CFGCR0)
  - i. If DSI 0 is being used, then set the DDIA Clock Off bit of DPCLKA\_CFGCR0
  - ii. If DSI 1 is being used, then set the DDIB Clock Off bit of DPCLKA\_CFGCR0
- 5. Configure and Enable DPHY (see "MCD Programming" section below for details on the DPHY registers)
  - a. Software will check the Open MIPI DPHY Latches bit of the register at offset (bit 13)
    - i. If the bit is not set, then continue with the enabling sequence and go to next step
    - ii. Otherwise:
      - 1. Clear the Open MIPI DPHY Latches bit
      - Override the reset to each universal data lane (UDLN) within the DPHY (DBBUDLN\_SOFT\_RST\_CTL)
        - a. Set the Global UDLN Reset Override Enable and clear the Global UDLN Reset Override Value
      - 3. Override and open the TXLP latches within each DPHY lane () for both Clock and Data lanes.
        - a. Set the TXLP Latch Open Override Enable and TXLP Latch open Override Value
      - 4. Disable the TXLP latch open override for all DPHY lanes (i.e. latches are controlled by HW)
      - 5. Take the UDLN's out of reset (i.e. clear the Global UDLN Reset Override Enable)
      - 6. Continue to the next step
  - b. Configure the clocks within the Common Building Block (CBBS\_CLOCK\_CTRL\_REG)
    - i. Distribute the HS clock to the left lanes always
    - ii. Distribute the HS clock to the right lanes if operating with more than 2 data lanes
    - iii. Program the HS Tx Word clock divider for "by 8"
    - iv. Program the DFE clock divider to Floor(8x/125)
      - 1. Since the programming of this field is tied to the 8X frequency, Software can choose to program this register during the "Enable PLL" step if it needs to
  - c. Configure the Master/Slave Initialization control for 1 (**DBBUDLN\_MST\_SLV\_INIT\_CTL** one per lane))
    - 1. This register is redundant with the DSI\_T\_INIT\_MASTER register maintained by the controller, so program this register to a value of 1.
  - d. Configure TX timing parameters (DBBUDLN\_TX\_TIMING\_CTL0, DBBUDLN\_TX\_TIMING\_CTL1, DBBUDLN\_TX\_TIMING\_CTL2, and DBBUDLN\_TX\_TIMING\_CTL3 - one per lane)
    - i. Configure the timing parameters based off of the defaults that the DSI controller assumes the DPHY to maintains



- See the table below under "Timing Parameter Calculations" in "MCD Programming"
- ii. Disable the auto-deskew initialization in DBBUDLN\_TX\_TIMING\_CTL2 (the DSI controller handles this)
- iii. Set the Master off Timer to 1 (~400ns)
  - Make sure the duration programmed within this register plus the duration programmed within the DBBUDLN\_MST\_SLV\_INIT\_CTL is less than the duration programmed within the DSI\_T\_INIT\_MASTER register
- iv. Program the early HS Tx Ready (DBBUDLN\_TX\_TIMING\_CTL1)
  - 1. The value programmed will have to comprehend the round-trip latency from when the DPHY launches the HS Tx Ready to when the DPHY starts to see the data transfers from the controller. This round-trip latency is a function of the physical distance between the PHY and the controller. The distance on LKF is two 1X clocks, so the "TxHS Early PPI Ready generation Timer" field will need to be programmed with 2
- v. If any turnaround timing parameters need to be changed from default settings, then do that here (DBBUDLN\_TX\_TIMING\_CTL3)
- e. Configure the HS Tx AFE (DBBSUPAR\_TXHS\_AFE\_CTL, DBBSUPAR\_TXHS\_AFE\_LEGDIS\_CTL, DBBSUPAR\_TXHS\_AFE\_EQ\_CTL), if necessary
  - 1. Programming will be dependent on product/panel configurations and are beyond the scope of this documentation
- f. Enable IO Buffer and wait for **DDI\_BUF\_CTL** DDI Status = 0b (Not idle)
  - Note that for the 0.5 DPHY the polarity of the Status is the opposite polarity (i.e. it is active high) -> This will be inverted w/in Display for the 0.8 DPHY and beyond
  - ii. Timeout after 500us
- 6. Enable DSI transcoder
  - a. Setup link initialization/wakeup timings
    - i. Configure the DSI\_T\_INIT\_MASTER with the Initialization time if different than the default 100us
    - ii. Configure the DSI\_T\_WAKEUP with the  $T_{\text{WAKEUP}}$  timing parameter if different than the default 1ms
    - iii. If Software overrode the transitional timing parameters within the DPHY, then it must reflect those overrides within the DSI controller's timing parameter registers (DSI\_CLK\_TIMING\_PARAM, or DSI\_DATA\_TIMING\_PARAM)
      - 1. The DPHY timing parameters can be adjusted at a Word clock granularity while the DSI transcoder registers are maintained at an Escape clock granularity. Software must ensure that the duration programmed for the DPHY is less than or equal to the duration programmed for the DSI controller.

- b. Enable and configure the <a href="UTIL\_PIN\_CTL">UTIL\_PIN\_CTL</a> register as an input, if enabling DSI port 0 to be operating in Command Mode and the TE events will be received out-of-band
  - i. This IO is shared with Audio
- c. Configure DSI timeouts **DSI\_HTX\_TO**, **DSI\_CALIB\_TO**, **DSI\_LRX\_H\_TO**, **DSI\_PWAIT\_TO**, and **DSI\_TA\_TO**.
- d. Configure TRANS\_DSI\_FUNC\_CONF
  - If Software is going to set the Clock Lane's mode of operation to Continuous, then Software needs to wait until after the DSI Link Ready has been asserted
- e. Configure **TRANS\_DDI\_FUNC\_CTL2** Port Sync Mode Enable, if both DSI transcoders are going to operate in Dual Link mode
  - i. See "Dual Link Sequence" below for details
- f. Configure and enable TRANS\_DDI\_FUNC\_CTL
- g. Wait for DSI Link Ready (TRANS\_DSI\_FUNC\_CONF)
  - i. Timeout after 2X the value programmed in the DSI\_T\_WAKEUP register + 500us
  - ii. Note that the timeout duration is to account for the possibility that the DSI Link is in ULPS. When exiting ULPS the controller will have to serialize the wakeup of the Clock Lane and Data Lanes.
- h. If Continuous/Opportunistic Clock mode is to be used, then this is the earliest point it can be enabled
  - i. Software may opt to wait until after programming the Panel

#### 7. Program Panel

- a. Send a "Set Maximum Return Packet Size" DSI packet to the Panel. Refer to "Sending Commands to the Panel" section. This is a Short Packet format, only a Header credit will be needed to form the packet within the DSI\_CMD\_TXHDR register (with the Payload bit cleared). The packet is composed of:
  - i. Data Type: 0x37
  - ii. Virtual Channel: Panel specific
  - iii. Data: The Maximum Return Packet Size can be programmed for up to 32 bytes
- b. Software will handle any additional panel setup here.
- c. Software needs to ensure that all of the Panel programming has been dispatched before the Transcoder is enabled. To do this, the following sequence will need to be done:
  - i. Software will wait for all Header and Payload Credits to be released (DSI\_CMD\_TXCTL)
    - 1. Timeout after 100us
  - ii. Build a NOP DCS command using the DSI\_CMD\_TXHDR register
    - 1. The packet will use a Data Type of 0x05 (DCS Short Write 0 Parameters)
    - The Word Count/Parameter bytes will be set to all zeroes (NOP DCS command)
    - 3. Set the LPDT bit
  - iii. After loading the NOP with the DSI\_CMD\_TXHDR write, Software will wait for the following to be true:



- 1. Wait for all Header Credits to be released
  - i. Timeout after 20us
- 2. Wait for LP Tx in Progress bit of the **DSI\_LP\_MSG** register to be cleared
  - i. Timeout after 20us
- iv. Software can now continue the enabling sequence
- 8. Enable Planes, Pipe, and Transcoder
  - a. Configure and enable planes (VGA or hires)
    - i. If VGA, clear VGA I/O register SR01 bit 5
    - ii. This can be done later, if desired
  - b. Enable Scaler, if needed (must be enabled for VGA)
  - c. Configure Transcoder Timings
    - i. If operating in Command Mode (a.k.a. DBI), then the Vertical and Horizontal totals should still be programmed even though the DSI transcoder is not truly maintaining these timings.
      - 1. Program the Horizontal Total to be Horizontal Active + 160
      - Program the Vertical Total to include a Vertical blanking time that satisfies the following: ceiling( 400us / Line Time). See the "Determining Vertical Blank in DBI" section within the "Sequences for MIPI DSI" for programming details.
    - Software does not need to program the TRANS\_\*SYNC registers, if the DSI transcoder is operating in Command Mode
  - d. Configure and enable TRANS\_CONF
    - i. Wait for the Transcoder State to be enabled, if additional Panel Commands need to be sent at this time
- 9. Enable DC\*co for the DSI transcoder, if necessary (**DSI\_DCSTATE\_CTL**)
  - a. Note that DC\*co states will not be allowed when any DSI transcoder is enabled in Video Mode. The DSI transcoder will ensure this.
- 10. Turn on the backlight, if necessary

#### **DSI Transcoder Disable Sequence**

Note that this sequence is agnostic to whether the transcoder is operating in the Video (i.e. DPI) or Command (i.e. DBI) mode of operation.

- 1. Turn off Backlight, if desired
- Disable Planes, Pipe, and Transcoder
  - a. If operating in S3D stacked mode
    - i. Wait for V. Blank start
    - ii. Read the TRANS\_STEREO3D\_CTL S3D Current Field
    - iii. If Current Field is the left eye, wait for another vertical blank start
    - iv. If Current Field is the right eye, then disable S3D

- b. If VGA
  - i. Set VGA I/O register SR01 bit 5 for screen off
  - ii. Wait for 100us
- c. Disable planes (VGA or hires)
- d. Disable TRANS\_CONF
- e. Wait for off status in TRANS CONF
  - i. Poll TRANS\_CONF register or timeout after two frame times
- f. Send any necessary commands to the Panel now
- g. Make sure all commands have been delivered to the Panel
  - i. Software will wait for all Header and Payload Credits to be released (DSI\_CMD\_TXCTL)
    - 1. Poll DSI CMD TXCTL or Timeout after 100us
  - ii. Build a NOP DCS command using the DSI\_CMD\_TXHDR register
    - 1. The packet will use a Data Type of 0x05 (DCS Short Write 0 Parameters)
    - 2. The Word Count/Parameter bytes will be set to all zeroes (NOP DCS command)
    - 3. Set the LPDT bit
  - iii. After loading the NOP with the DSI\_CMD\_TXHDR write, Software will wait for the following to be true:
    - 1. Wait for all Header Credits to be released
      - a. Poll DSI\_CMD\_TXCTL or Timeout after 20us
    - 2. Wait for LP Tx in Progress bit of the **DSI\_LP\_MSG** register to be cleared
      - a. Poll DSI\_LP\_MSG or Timeout after 20us
- h. Put the Link in ULPS
  - i. Configure ULPS Type and Entry in DSI\_LP\_MSG
  - ii. Wait for the Link to enter ULPS (logged within the DSI\_LP\_MSG register) or an interrupt indicating ULPS entry is done
    - 1. Option to timeout after 10us
- Disable TRANS\_DDI\_FUNC\_CTL
- j. Clear out the Continuous Clock programming of **TRANS\_DSI\_FUNC\_CONF** register (i.e. program to zero)
- k. Wait for 1us to allow the PPI lane enables to propagate to the DPHY
- I. Disable TRANS\_DDI\_FUNC\_CTL2 Port Sync Mode Enable, if both DSI transcoders are operating in Dual Link mode
- m. Disable panel fitter, if enabled
- 3. Disable Port. Note that if the Port is going to be disabled, then the IO power will have to be disabled as well
  - a. Disable DDI\_BUF\_CTL
  - b. Wait for 8us or poll on DDI\_BUF\_CTL Idle Status for buffers to return to idle
- 4. Disable IO Power



- a. Disable PWR\_WELL\_CTL\_DDI IO Power Request for the DDI that was used
- b. Wait for PWR\_WELL\_CTL\_DDI Power Status = Disabled
- c. Configure **DSI\_IO\_MODECTL** for DDI operation
- 5. Disable PLL
  - a. Configure PLL to port mapping to direct no clock to the DDI
  - b. If this PLL is no longer needed, disable
- 6. Disable Power Wells being used by the transcoder if there are no required resources within the power well

## **Initializing Panel in LP Escape Mode**

Some Panels may require initialization (i.e. Panel programming) to be performed by the Host in the LP Escape mode without the Clock Lane running. After initialization is complete in the LP Escape mode and before the transcoder's timing generator is enabled (TRANS\_CONF), the Panel may need the Clock Lane to be running continuously. The following sequence describes the flow needed to reliably perform these Panel requirements.

- 1. Software will enable the Power Wells, PLL, and IO Power per the above enabling sequence
- 2. When Enabling the DSI Port and D-PHY, Software will leave the Continuous Clock setting of the TRANS\_DSI\_FUNC\_CONF register to its default value of "Always enter LP after Data Lanes"
  - 1. Software will otherwise continue the enabling flow within this step normally where the DSI Function will be enabled at the end (TRANS\_DDI\_FUNC\_CTL / TRANS\_DSI\_FUNC\_CONF)
- 3. Software will perform the Program Panel step normally except it will set the "LPDT" attribute when writing to the DSI\_CMD\_TXHDR register.
- 4. When Software has finished sending all of the Panel initialization commands, it will ensure they have all been dispatched by doing the following serialization:
  - 1. Software will wait for all Header and Payload Credits to be released (DSI\_CMD\_TXCTL)
    - 1. Timeout after 100us
  - 2. Build a NOP DCS command using the DSI\_CMD\_TXHDR register
    - 1. The packet will use a Data Type of 0x05 (DCS Short Write 0 Parameters)
    - 2. The Word Count/Parameter bytes will be set to all zeroes (NOP DCS command)
    - 3. Set the LPDT bit
  - 3. After loading the NOP with the DSI\_CMD\_TXHDR write, Software will wait for the following to be true:
    - 1. Wait for all Header Credits to be released
      - 1. Timeout after 20us
    - 2. Wait for LP Tx in Progress bit of the **DSI\_LP\_MSG** register to be cleared
      - 1. Timeout after 20us
- 5. When Software has finished the above serialization it will program the Continuous Clock setting of the TRANS\_DSI\_FUNC\_CONF register to the desired setting



6. When finished with the above sequence, Software can continue with the enabling sequence and go to the step to enable Planes, Pipe, and Transcoder

Note that this sequence is only for Panels that require initialization in the LP Escape mode. If the Panel does not have this requirement, then Software should perform the normal enabling sequence described above and send the Panel initialization programming in the HS mode.

## **Dual Link Enable Sequence**

When setting up two DSI transcoder's to be synchronized, there are two different configurations possible:

- 1. Single Pipe to two ports (Dual Link Single Pipe)
- 2. Two Pipes to two ports (Dual Link Double Pipes)

#### Notes:

- Currently, only Pipe A can support a Dual Link Single Pipe configuration.
- The expectation from the DSI transcoders when they are synchronized is that **only a single PLL is being used to generate the 1X clock**.

The following table illustrates the programming of the TRANS\_DDI\_FUNC\_CTL2 and the configuration of the DSI ports

<b>Dual Pipe Sync</b>	Port Sync Mode	<b>DSI Port configuration</b>
0	0	Port is independent
0	1	Dual Link - Single Pipe
1	0	Not valid
1	1	Dual Link - Dual Pipe

Regardless of the type of synchronization, the following enable sequence will be common:

- 1. Enable the Power Well. This step is only done once since both Master and Slave are in the same well.
- 2. Enable IO power. This step will have to be done for **each** IO port
  - Note that if enabling for Dual Link Single Pipe (DLSP), then Software can send the Power Requests (PWR\_WELL\_CTL\_DDI) to both IO ports at the same time and then wait for the Power Status = Enabled for both ports
- 3. Enable the PLL. This step is only done once since both ports should run off of the same PLL.
- 4. Configure and Enable DPHY will have to be done for **each** IO port
  - a. Again for DLSP, Software can enable both buffers at the same time via the DDI\_BUF\_CTL register and wait for both buffers to go to the Ready state

Beyond this point the enabling sequences will differ slightly.



## **Dual Link - Single Pipe (DLSP)**

When setting up the DSI transcoders for dual link – single pipe mode, DSI Transcoder 0 will always be the master and DSI Transcoder 1 will always be the slave. Each transcoder will transmit ½ of the image to be displayed by the panel plus any overlap. It is beyond the scope of the DSI transcoder on which portion of the panel image it is transmitting.

The majority of the master transcoder registers can be mirrored to the slave transcoder when the Port Sync Mode is enabled within the TRANS\_DDI\_FUNC\_CTL2 register of DSI Transcoder 0 (i.e. the **master**). This allows Software to perform the enabling sequence for a single DSI transcoder (the master).

#### However, Software must:

- 1. Power up and enable **both** port IO's before moving to step 5 of the enabling sequence
- 2. Program the DSI0 transcoder (the master) first. If Software is not taking advantage of the mirroring done in hardware, then it can program DSI1 (the slave), but only after programming DSI0.

After the IO's for both ports have been powered up and enabled, Software can move to step 5 of the enabling sequence.

- Again, Software only needs to program the master registers
- When programming the TRANS\_DDI\_FUNC\_CTL2 register set the Port Sync Mode Enable, but keep the Dual Pipe Sync disabled
- Configure the PIPE\_DSS\_CTL1 register for Pipe A
  - Enable the Splitter
  - Note that Software **cannot** enable the small Joiner in DLSP
  - Select the Dual Link Mode of operation (Front-Back or Interleave)
  - Program the Overlap, if the overlap is non-zero
- Configure the PIPE\_DSS\_CTL2 register for Pipe A
  - If compression is being used, then both Left and Right branch VDSC engines will need to be enabled
  - Configure the Right dual link buffer target depth, if required
- Program the DSI Input Select of the **TRANS\_DDI\_FUNC\_CTL** register to Pipe A when enabling the function
- Wait for the DSI Link Ready (TRANS\_DSI\_FUNC\_CONF) for both ports
   Once both transcoder functions are enabled and ready, Sofware can move to programming the Panels.
- Software will have to do this for each Panel independently
- Software should finish initializing both Panels before moving on

After Software is finished initializing the Panels it can enable the Planes, Pipe A, and Transcoder. When programming the Horizontal Active size, Software will program it for **half** of the total horizontal active



size across both Panels. **Software should not include any overlap within this programming** (HW will handle this)

## **Dual Link - Dual Pipe (DLDP)**

When operating in the dual link – dual pipe configuration, each transcoder is being supplied by a separate and independent Pipe (any Pipe can drive a given transcoder as long as it's not the same Pipe).

Since both transcoders are being supplied by separate Pipes there are a few major differences from DLSP

- 1. The mirroring that occurs with DLSP does not happen (the Dual Pipe Sync bit of DSI 0 will disable it). This means that Software is responsible for programming both ports with identical timings
- 2. Either port can be disabled and/or enabled on the fly. When a port is enabled in the presence of an already running port Software can have Hardware automatically synchronize the newly enabled port to the already running port.
- In Command Mode Software will have to initiate Frame Updates to each transcoder independently.
   The transcoders will ensure both ports start transmitting the frame after both ports have received their TE events

Because both transcoders are essentially independent yet synchronized, the concept of a master and a slave port changes. A given transcoder that has its Port Sync enabled will be slaved off of the other port (i.e. the Master). Not only will the Master not know that it is being slaved off by the other port, but it's possible for both ports to be slaved to each other (i.e. both ports have the Port Sync bit set, so there is no master). The latter scenario will be the normal mode of operation when both ports are in Command Mode.

## **Synchronizing in Video Mode**

There are a couple of ways to get the ports synchronized to each other in Video Mode

- d. Bring both ports up at the same time where both ports are slaved to each other (i.e. both ports have their Port Sync Enable set)
- e. Bring the ports up independently where the second port is slaved to the first port

When bringing both ports up synchronized at the same time in Video Mode:

- Power up and enable both port IO's before moving to step 5
- Software will have to do the following for each transcoder
  - When programming the TRANS\_DDI\_FUNC\_CTL2 register set the Port Sync Mode Enable and the Dual Pipe Sync Enable
  - Configure the PIPE\_DSS\_CTL1 register for the Pipe that will be feeding the transcoder, if needed
    - Software should not enable Splitting
    - Software can enable Joining
  - Configure the PIPE\_DSS\_CTL2 register for the Pipe that will be feeding the transcoder, if compression is needed



- Configure and enable TRANS\_DDI\_FUNC\_CTL
  - The DSI Input Select should be different for each transcoder
- Wait for the DSI Link Ready (TRANS\_DSI\_FUNC\_CONF)
- Program the Panel
- Enable the Planes and Pipe, but stop short of enabling the Transcoder
  - Note that the Horizontal Active should be programed for the active size of the given Panel
- When above programming for both transcoders has been complete, then enable both Transcoders (TRANS\_CONF).
  - Wait for both Transcoder States to be enabled
- If allowing DC\*co, then do that now

When bringing up a single port to be synchronized to an already running port in Video Mode:

- The port already running is enabled normally without Port Sync Mode being enabled
- The new port is enabled normally but it will enable the Port Sync Mode and the Dual Pipe Sync within the TRANS\_DDI\_FUNC\_CTL2 register

## **Synchronizing in Command Mode**

When in Command Mode, if Software wishes to synchronize the frames between the two ports then it must enable the Port Sync for **both** ports (i.e. both ports have to have the Port Sync Mode and Dual Pipe Sync bits set) before sending the Frame Update Request to either port. The enabling sequence, otherwise, is not unique.

When the transcoders are slaved to each other in Command Mode, each transcoder will satisfy the following conditions before starting the transmission of the frame data:

- This transcoder has met its minimum V. Blank requirements as programmed within the TRANS\_VTOTAL register
- 2. This transcoder has received the TE event from its Panel (if TE Gating is enabled)
- 3. The remote transcoder has met the above two requirements

The transcoders do supply some hooks within the **DSI\_CMD\_FRMCTL** register for Software to initiate frame updates to the Panels.

- Single Panel Update. This attribute will allow a transcoder that is synchronized to another port to send out a frame update without requiring the other port to send a frame
- **Forward Frame Update Request**. This attribute will allow SW to send a single Frame Update Request to a single transcoder and have that transcoder forward the request to the other transcoder



• **Accumulate Frame Update Requests**. This attribute will enable the synchronized transcoders to synchronize the Frame Start to each Pipe

#### DC\*co

When in Command Mode the Display Engine will have the ability to start going into lower power DC states between frames. If enabled to do so, the Display Micro-Controller (DMC) can start turning off clocks when it is in the DC1, DC2, or DC3 states (referred to as DC\*co) and all of the DSI transcoders are idle.

When enabled for DC\*co (DSI DC\*co Allowed in DSI\_DCSTATE\_CTL), each DSI transcoder will generate an Idle. The conditions for a transcoder to be idle are:

- 1. The DSI Function is disabled
- 2. OR all of the following conditions are true:
  - a. The transcoder's timing generator is enabled and running
  - b. The transcoder is in command mode
  - c. AND the transcoder is not currently processing a frame update

The Idles from each DSI transcoder will be combined (AND'ed) and delivered to the DMC.

## **Enabling DC\*co for DSI**

If enabling one DSI transcoder:

• Once the timing generator for a given transcoder is running in Command Mode (i.e. TRANS\_CONF Transcoder State = Enabled), then software can enable DC\*co functionality within the DSI transcoder (set DSI DC\*co Allowed in DSI\_DCSTATE\_CTL).

If enabling another DSI transcoder:

- 1. Disable DC\*co in **DC\_STATE\_EN** register
- 2. Make sure DSI Block has been cleared within DSI DCSTATE CTL
  - a. Timeout?
- 3. Perform enabling sequence for new DSI transcoder
- 4. Re-enable DC\*co in DC\_STATE\_EN register when the new DSI transcoder's timing generator is running

#### **Disabling DC\*co for DSI**

- 1. Disable DC\*co in **DC\_STATE\_EN** register
- 2. Make sure DSI Block has been cleared within DSI\_DCSTATE\_CTL
  - a. Timeout?



## Going into ULPS during DC\*co


If Software wishes to put the link into ULPS and a DC\*co state, then the following sequence will need to be followed:

- 1. Disable DC\*co in **DC\_STATE\_EN** register
- 2. Make sure DSI Block has been cleared within DSI\_DCSTATE\_CTL
- 3. Put link into ULPS (ULPS Entry in **DSI\_LP\_MSG**)
- 4. Wait for In ULPS to be set (DSI\_LP\_MSG)
- 5. Re-enable DC\*co and wait for Display to enter a DC\*co state
  - a. Note that this depends on whether the other DSI transcoder, if enabled and running, will allow a DC\*co state to be entered.
- 6. Disable the DSI Function (TRANS\_DDI\_FUNC\_CTL)

## **Extending Vertical Blank for Lower Frame Rates**

A power saving option when the DSI transcoder is running in Video Mode is to extend the V. Blank time of the frames while running the clocks at the frequency required for the highest refresh rate. Normally, the transcoder expects the frame timings to be programmed before the timing generator is enabled and it expects the timings to remain unchanged while the timing generator is enabled, but for the Vertical timings if Software programs them at the right time, the transcoder should be able to handle the change seamlessly.

Specifically, for this functionality, Software will be changing the V. Total field of the **TRANS\_VTOTAL** register to either extend or reduce the V. Blank duration to get the desired frame rate. Since the DSI transcoder's timing generator only looks at this field when it is in the Vertical Back Porch, Software shall program the desired V. Total during the vertical active region (i.e. lines 0 to V. Active). **To ensure there is no glitching on the V. Active field of the TRANS\_VTOTAL register, Software shall disable the byte enables for that portion of the register when re-programming the V. Total field.** 






## **MCD Programming**

The new MCD (Modular Configurable DPHY) being used for LKF is a non-VPG DPHY and, therefore, has a new programming model.

The DPHY is a modular design where there is a universal data lane (UDLN) that is stamped out 5 times per port - 4 functional data lanes and 1 functional clock lane.



Each lane module contains three register groups:

- Shared
- Unified Data Lane (UDLN)
- Slow micro-Partition (SUPAR)



The base address offsets for each group is dependent on which physical lane the registers are within.

Physical Lane	Functional Lane	Per Lane Register Groups		
		<b>Shared Offset</b>	UDLN Offset	SUPAR Offset
Lane 0	Data Lane 0	200	280	300
Lane 1	Data Lane 1	400	480	500
Lane 2	Clock Lane	600	680	700
Lane 3	Data Lane 2	800	880	900
Lane 4	Data Lane 3	A00	A80	B00

There are a few global register groups that are not associated with any lane module:

CBBS Offset: 000ADPLL Offset: 080SAI Offset: F800

The register group page for the **DPHY\_INSTANCES** 

To configure the DPHY, there is 1 global register and 4 per lane registers that need to be programmed:

- cbbs1\_unicast.CBBS\_CLOCK\_CTRL\_REG (offset w/in CBBS group: 30)
- dbbs\_udln\_unicast[4:0].DBBUDLN\_MST\_SLV\_INIT\_CTL (offset w/in UDLN group: 14)
- dbbs\_udln\_unicast[4:0].**DBBUDLN\_TX\_TIMING\_CTL0** (offset w/in UDLN group: 18)
- dbbs\_udln\_unicast[4:0].**DBBUDLN\_TX\_TIMING\_CTL1** (offset w/in UDLN group: 1C)
- dbbs\_udln\_unicast[4:0].**DBBUDLN\_TX\_TIMING\_CTL2** (offset w/in UDLN group: 20)
- dbbs\_udln\_unicast[4:0].**DBBUDLN\_TX\_TIMING\_CTL3** (offset w/in UDLN group: 24)



#### **CLOCK CTRL REG**

This register controls basic clock functionality of the DPHY (e.g. clock gating, distribution, division, etc..). The list below specifies the bits to program (if bit not listed then left at default)

- SW to program:
  - Bits [27:26]: HS clock distribution Left/Right = 11b
  - Bits [18:15]: HS Tx Word Clock Divider = 3h (by 8)
  - Bits [14:9]: DFE clock divider
    - This is only used for Rx error detection
    - Divider = Floor(8X frequency (MHz) / 125)

## DDBUDLN\_TX\_TIMING\_CTL[3:0]

These registers configure the timing parameters that the lanes need to maintain (i.e. parameters for transitions between HS and LP states) and other miscellaneous timing parameters (e.g. early HS Tx Ready, etc).

## **Timing Parameter Calculations**

The DSI controller assumes the DPHY maintains default timing parameters when performing transitions between the HS and LP states. However, the MCD does not maintain defaults, so it is the responsibility of Software to not only program the timing parameters within the DPHY, but also to ensure that the programming matches the expectations of the DSI controller.

The DSI controller expects most of the default timing parameters that the PHY maintains to be a function of "N" Word clocks, where N is the number of Word clocks contained within one Escape clock period (i.e. ~50ns). The DSI controller calculates the value of N after Software programs the Escape clock divider variable M (DSI\_ESC\_CLK\_DIV).



A couple of notes on the variable N that the controller calculates:

- 1. The value advertised within the register is zero-based (e.g. a value of 5 means that there are 6 Word clocks within an Escape clock)
- 2. The controller rounds up the value of N if there is a fractional Word clock

Timing Parameter	MCD Register	_	ramming Value Word Clocks)
		Data Lane	Clock Lane
HS-Request (LPTX)	DBBUDLN_TX_TIMING_CTL[0]	N	N
t <sub>TRAIL</sub>	DBBUDLN_TX_TIMING_CTL[0]	N * 2	Floor( N * 1.5 ) <sup>(1)</sup>
t <sub>ZERO</sub>	DBBUDLN_TX_TIMING_CTL[0]	(N * 2) + 1	N * 5
t <sub>PREPARE</sub>	DBBUDLN_TX_TIMING_CTL[0]	N + 1	N
t <sub>CLK_PRE</sub>	DBBUDLN_TX_TIMING_CTL[1]	n/a	1
t <sub>CLK_POST</sub>	DBBUDLN_TX_TIMING_CTL[1]	n/a	Floor( N * 1.25) + 7
t <sub>HSEXIT</sub>	DBBUDLN_TX_TIMING_CTL[1]	N * 3	N * 3

#### Notes:

1. The 1.5 multiplier is 0.25 greater than what the DSI controller expects to be the default for the TRAIL timing parameter of the Clock Lane. Therefore, SW should increase the HS to HS Turnaround Guardband in the by ceiling(N\*0.25)

# **LKF1 Sequences to Initialize Display**

These sequences are used to initialize the display engine before any display engine functions can be enabled.

Most display engine functions will not operate while display is not initialized. Only basic PCI, I/O, and MMIO register read/write operations are supported when display is not initialized.

# **Initialize Sequence**

- 1. Enable PCH Reset Handshake
  - a. Set NDE\_RSTWRN\_OPT RST PCH Handshake En to 1b.
  - b. Configure south display Raw Clock before first enabling GMBUS, south display hotplug detection, or panel power sequencing.
- 2. Enable Power Well 1 (PG1)

# intel

- a. Poll for **FUSE\_STATUS** Fuse PG0 Distribution Status = 1b.
  - Timeout and fail after 20 us.
- b. Set PWR\_WELL\_CTL Power Well 1 Request to 1b.
  - Type-C Aux IO power must only be enabled and disabled as part of the connect and disconnect flows.
  - There are two sets of PWR\_WELL\_CTL registers for software use. It is expected that BIOS uses PWR WELL CTL1 and driver uses PWR WELL CTL2.
- c. Poll for PWR\_WELL\_CTL Power Well 1 State = 1b.
  - 1. Timeout and fail after 10 us.
- d. Poll for **FUSE STATUS** Fuse PG1 Distribution Status = 1b.
  - Timeout and fail after 20 us.
- 3. Enable CD clock following the Sequences for Changing CD Clock Frequency
- 4. Enable DBUF
  - a. Set **DBUF\_CTL\_S1** DBUF Power Request to 1b.
  - b. Poll for **DBUF\_CTL\_S1** DBUF Power State = 1b.
    - Timeout and fail after 10 us.
- 5. Setup MBUS. Refer to MBus page for the MBus credits programming.

## **Un-initialize Sequence**

Software should only run the un-initialize sequence as part of DC9.

- 1. Disable all display engine functions using the full mode set disable sequence on all pipes, transcoders, ports, planes, and power well 2 (PG2).
- 2. Disable DBUF
  - a. Clear **DBUF\_CTL\_S1** DBUF Power Request to 0b.
  - b. Poll for **DBUF\_CTL\_S1** DBUF Power State = 0b.
    - Timeout and fail after 10 us.
- 3. Disable CD clock following the Sequences for Changing CD Clock Frequency
- 4. Disable Power Well 1 (PG1) and Aux IO Power
  - a. Clear **PWR\_WELL\_CTL** Power Well 1 Request and **PWR\_WELL\_CTL\_AUX**Aux IO Power Request(s) to 0b.
  - b. Wait for 10us. Do not poll for the power well to disable. Other clients may be keeping it enabled.



## **Sequences for DisplayPort**

This topic describes how to enable and disable DisplayPort.

Display11.5 onwards (D11.5+) moves the DP transport from DDI based logic to transcoder-based logic. Multi-stream requires a transcoder to be enabled to act as the master transcoder, hosting the DP transport that consolidates the multiple streams. The master transcoder's clocking, TRANS\_DDI\_FUNC\_CTL, and DP\_TP\_CTL must be kept enabled while the multi-stream DP link is enabled, and not enabled and disabled with the video stream.

## **Enable Sequence**

Display must already be initialized

DDIA Lane Capability Control must be configured prior to enabling any ports or port clocks

#### 1. Enable Power Wells

- a. Based on the resources to be used, enable the appropriate power wells following the Sequences for Power Wells
- b. Type-C: Note that AUX power is required for running main link.

#### 2. If panel power sequencing is required - Enable Panel Power

- a. Enable panel power sequencing
- b. Wait for panel power sequencing to reach the enabled state

#### 3. Type-C ports

- a. Skip this step for TBT.
- b. Program DFLEXDPMLE.DPMLETC\* to maximum number of lanes allowed as determined by FIA and panel lane count.
  - i. Fixed/legacy/static Program the number of lanes as per DDI\_BUF\_CTL DP Port Width Selection
  - ii. Dynamic Program the number of lanes as per DFLEXDPSP.DPX4TXLATC\*

#### 4. Enable Port PLL

- a. If PLL is not already enabled, follow port clock programming sequence from Clocks section
- b. If PLL to port mapping is flexible, configure PLL to port mapping to direct the PLL output to the DDI

## 5. If IO power is controlled through PWR\_WELL\_CTL - Enable IO Power

- a. Skip this step if TBT.
- b. If the DDI is going to combo PHY, the PHY must be initialized with Combo PHY DDI Buffer Combo PHY Initialization Sequence
- c. Enable PWR\_WELL\_CTL DDI IO Power Request for the DDI that will be used
- d. Wait for PWR\_WELL\_CTL DDI IO Power Request = Enabled, timeout after 20 us



#### 6. **Program DP\_MODE**

- a. Skip this step for display attached to Combo PHY and TBT.
- b. Program PHY lane0 and lane1 DP\_MODE registers according to TypeC PHY programming page.

#### 7. Enable and Train DisplayPort

- a. If single stream or multi-stream master transcoder Configure Transcoder Clock Select to direct the Port clock to the Transcoder
- b. If single stream or multi-stream master transcoder Configure TRANS\_DDI\_FUNC\_CTL DDI Select, DDI Mode Select & MST Transport Select
- c. Configure and enable DP\_TP\_CTL with link training pattern 1 selected
- d. Type C with DP alternate or fixed/legacy/static connection Disable PHY clock gating per Type-C DDI Buffer page
- e. Configure voltage swing and related IO settings.
  - i. Refer to Combo DDI Buffer section for display attached to Combo PHY.
  - ii. Refer to Type-C DDI buffer page for all other cases.
- f. Combo PHY: Configure PORT\_CL\_DW10 Static Power Down to power up the used lanes of the DDI.
- g. Configure and enable DDI\_BUF\_CTL
- h. Wait for DDI\_BUF\_CTL DDI Idle Status = 0b (Not Idle), timeout after 500 us.
- i. Follow DisplayPort specification training sequence (see notes for failure handling)
- j. If DisplayPort multi-stream Set DP\_TP\_CTL link training to Idle Pattern, wait for 5 idle patterns (DP\_TP\_STATUS Min\_Idles\_Sent) (timeout after 800 us)
- k. Set DP\_TP\_CTL link training to Normal.
- I. Configure and enable FEC if needed. NOTE: Refer to "DDI FEC" for enabling protocol with FEC capable sink.

# 8. If not in compliance mode: Enable Planes, Pipe, and Transcoder (repeat to add multiple pipes on a single port for multi-streaming)

- a. If DisplayPort multi-stream use AUX to program receiver VC Payload ID table to add stream
- b. Configure Transcoder Clock Select to direct the Port clock to the Transcoder.
  - Skip this step if clock select already programmed above.
- c. Configure and enable planes (VGA or hires). This can be done later if desired.
- d. If VGA Clear VGA I/O register SR01 bit 5
- e. Configure and enable VDSC if needed.
- f. Enable panel fitter if needed (must be enabled for VGA)
- g. Configure transcoder timings, M/N/TU/VC payload size, and other pipe and transcoder settings
- h. Configure TRANS\_DDI\_FUNC\_CTL2 if port sync mode needs to be configured. Then configure and enable TRANS\_DDI\_FUNC\_CTL.



- i. Please refer to the note below for big joiner mode operation.
- Configure VRR if needed. (note: VRR needs to be programmed after TRANS\_DDI\_FUNC\_CTL and before TRANS\_CONF).
  - i. program TRANS\_VRR\_VMIN
  - ii. program TRANS\_VRR\_VMAX
  - iii. Enable push bit if required
  - iv. enable TRANS\_VRR\_CTL
- j. If DisplayPort multi-stream Enable pipe VC payload allocation in TRANS\_DDI\_FUNC\_CTL
- k. If DisplayPort multi-stream Wait for ACT sent status in DP\_TP\_STATUS and receiver DPCD (timeout after >410us)
  - For multi-stream use the master transcoder DP\_TP\_STATUS
- I. Configure and enable TRANS\_CONF
- m. If panel power sequencing is required Enable panel backlight

SRD and/or Audio can be enabled after everything is complete. Follow the audio enable sequence in the audio registers section.

#### **Notes**

Changing voltage swing during link training:

• Change the swing setting following the DDI Buffer section. The port does not need to be disabled.

# **Changing port width (lane count) or frequency during link training:**

- 1. Follow Disable Sequence for DisplayPort to Disable Port.
- 2. For TBT follow the steps to turn off the clock for the port. Otherwise, if PLL frequency needs to change, follow the Disable Sequence for DisplayPort to Disable PLL.
- 3. For TBT, follow the steps to map the new frequency to the port and turn on the clock for the port. For all other port types, follow the Enable Sequence for DisplayPort to Enable PLL, using the new frequency settings.
- 4. Type-C ports: skip this step for TBT.
  - a. Program DFLEXDPMLE.DPMLETC\* for the new number of lanes (down training)
  - b. Program PHY lane0 and lane1 DP\_MODE registers for the new number of lanes (down training)
- 5. Follow the Enable Sequence for DisplayPort to Enable and Train DisplayPort, using the new port width settings.

If the mode set fails, follow the disable sequence to disable everything that had been enabled up to the failing point.



## **Enabling DisplayPort Sync Mode (non-MST)**

See TRANS\_DDI\_FUNC\_CTL2 Port Sync Mode Enable for restrictions.

- 1. Follow the enable sequence for the DisplayPort slave, but skip the step that sets DP\_TP\_CTL link training to Normal (stay in Idle Pattern).
  - Set slave TRANS\_DDI\_FUNC\_CTL2 Port Sync Mode Master Select and Port Sync Mode Enable before configuring and enabling slave TRANS\_DDI\_FUNC\_CTL.
- 2. Follow the enable sequence for the DisplayPort master, but skip the step that sets DP\_TP\_CTL link training to Normal (stay in Idle Pattern).
- 3. Set DisplayPort slave DP\_TP\_CTL link training to Normal.
- Wait 200 uS.
- 5. Set DisplayPort master DP\_TP\_CTL link training to Normal.

Software may need to use DOUBLE\_BUFFER\_CTL to ensure updates to plane and pipe registers will take place in the same frame.

For example: If pipe A and pipe B are synchronized together and software needs the surface addresses for two planes to update at the same time, software should use DOUBLE\_BUFFER\_CTL when writing the surface address registers for both planes, otherwise there is a possibility that the updates could be split across a vertical blank such that one plane would update on the current vertical blank and the other plane would update on the next vertical blank.

#### **Enabling DisplayPort with Big Joiner**

Big joiner (such as for 8K on a single port) uses two pipes to drive a single transcoder.

- 1. Follow the enable sequence through the steps to Enable and Train DisplayPort
- 2. Follow the steps to Enable Planes, Pipe, and Transcoder for pipe C, but do not configure or enable transcoder C.
- 3. Follow the steps to Enable Planes, Pipe, and Transcoder for pipe B and transcoder B.

## **Enabling DisplayPort Sync Mode (MST with 1 DDI)**

General constraint is that slave transcoder has to be enabled first before master transcoder.

See TRANS\_DDI\_FUNC\_CTL2 Port Sync Mode Enable for restrictions.

- 1. Follow MST enable sequence for the DisplayPort steps 1 to 7
- 2. Enable the slave pipe following the step 8 of MST enable sequence
  - Skip the steps to enable TRANS\_DDI\_FUNC\_CTL2, TRANS\_DPT\_PAT, TRANS\_DDI\_FUNC\_CTL and TRANS\_CONF.
- 3. Repeat step 8 of MST enable sequence to enable the master pipe.
  - 1. Skip the steps to enable TRANS DPT PAT, TRANS DDI FUNC CTL and TRANS CONF.
- 4. Set slave TRANS\_DDI\_FUNC\_CTL2 Port Sync Mode Master Select and Port Sync Mode Enable before configuring and enabling slave TRANS\_DDI\_FUNC\_CTL. Configure and enable slave TRANS\_CONF and slave TRANS\_DPT\_PAT.



Configure and enable master TRANS\_DDI\_FUNC\_CTL. Configure and enable master TRANS\_CONF and master TRANS\_DPT\_PAT.

# **Enabling DisplayPort Sync Mode (MST with 2 DDIs)**

General constraint is that slave transcoder has to be enabled first before master transcoder.

See TRANS\_DDI\_FUNC\_CTL2 Port Sync Mode Enable for restrictions.

- 1. slave DDI: Follow MST enable sequence for the DisplayPort steps 1 to 7
- 2. Enable the slave pipe following the step 8 of MST enable sequence
  - 1. Skip the steps to enable TRANS\_DDI\_FUNC\_CTL2, TRANS\_DPT\_PAT, TRANS\_DDI\_FUNC\_CTL and TRANS\_CONF.
- 3. master DDI: Follow MST enable sequence for the DisplayPort steps 1 to 7
- 4. Repeat step 8 of MST enable sequence to enable the master pipe.
  - 1. Skip the steps to enable TRANS\_DPT\_PAT, TRANS\_DDI\_FUNC\_CTL and TRANS\_CONF.
- 5. Set slave TRANS\_DDI\_FUNC\_CTL2 Port Sync Mode Master Select and Port Sync Mode Enable before configuring and enabling slave TRANS\_DDI\_FUNC\_CTL. Configure and enable slave TRANS\_CONF and slave TRANS\_DPT\_PAT.

Configure and enable master TRANS\_DDI\_FUNC\_CTL. Configure and enable master TRANS\_CONF and master TRANS\_DPT\_PAT.

## **Disable Sequence**

SRD and Audio must be disabled first. Follow the audio disable sequence in the audio registers section.

- 1. If panel power sequencing is required Disable panel backlight
- 2. If not in compliance mode: Disable Planes, Pipe, and Transcoder (repeat to remove multiple pipes from a single port for multi-streaming)
  - a. If VGA
    - i. Set VGA I/O register SR01 bit 5 for screen off
    - ii. Wait for 100 us
  - b. Disable planes (VGA or hires)
  - c. Disable TRANS CONF
  - d. Wait for off status in TRANS\_CONF, timeout after two frame times
  - e. If DisplayPort multi-stream use AUX to program receiver VC Payload ID table to delete stream
  - f. If done with this VC payload
    - i. Disable VC payload allocation in TRANS\_DDI\_FUNC\_CTL
    - ii. Wait for ACT sent status in DP\_TP\_STATUS and receiver DPCD
      - For multi-stream use the master transcoder DP\_TP\_STATUS
  - g. Disable VRR, if enabled.
  - h. Disable push bit if enabled.



- i. If MST master transcoder: Disable TRANS\_DDI\_FUNC\_CTL and do not change DDI\_select
  - 1. All other transcoders: Disable TRANS\_DDI\_FUNC\_CTL with DDI\_Select set to None
- j. Disable DSS\_CTL1 Joiner enable (bit 30) if enabled
- k. Disable DSS\_CTL2 left VDSC (bit 31) and/or right VDSC (bit 30) if enabled
- I. Disable panel fitter
- m. If multi-stream slave transcoder: Configure Transcoder Clock Select to direct no clock to the transcoder

#### 3. Disable Port (all pipes and VC payloads on this port must already be disabled)

- a. If multi-stream master transcoder: Set DDI\_Select set to None
- b. Disable DDI\_BUF\_CTL
- c. Disable DP\_TP\_CTL (do not set port to idle when disabling)
- d. Disable FEC if it is enabled.
- e. Wait 8 us or poll on DDI BUF CTL Idle Status for buffers to return to idle
- f. If single stream or multi-stream master transcoder: Configure Transcoder Clock select to direct no clock to the transcoder

### 4. If panel power sequencing is required - Disable Panel Power

a. Disable panel power sequencing

#### 5. If IO power is controlled through PWR\_WELL\_CTL - Disable IO Power

a. Skip this step for TBT. For all other port types, disable PWR\_WELL\_CTL DDI IO Power Request for the DDI that was used.

#### 6. Disable Port PLL

- a. If PLL to port mapping is flexible, configure PLL to port mapping to direct no clock to the DDI
- b. If this PLL is no longer needed, follow PLL disable sequence from Clocks section

#### 7. Disable Power Wells

a. Disable power wells that are no longer required, following the Sequences for Power Wells

#### **Disabling DisplayPort Sync Mode**

- 1. Follow the disable sequence for the DisplayPort slave.
- 2. Follow the disable sequence for the DisplayPort master.

#### **Disabling DisplayPort Sync Mode (MST with 1 DDI)**

- 1. Follow the disable sequence for the MST DisplayPort slave pipe but keep slave VC enabled. Step 2 of Disable Sequence.
- 2. Follow the disable sequence for the MST DisplayPort master stream. Step 2 of Disable Sequence.
- 3. Disable slave VC.



## **Disabling DisplayPort Sync Mode (MST with 2 DDIs)**

- 1. Follow the disable sequence for the MST DisplayPort slave stream . Step 2 of Disable Sequence.
- 2. Follow the disable sequence for the MST DisplayPort master stream. Step 2 of Disable Sequence.

## **Disable Displayport with Big Joiner**

- 1. Follow the steps to disable Planes, Pipe, and Transcoder for pipe B and transcoder B
- 2. Follow the steps to Disable Planes and Pipe for pipe C
- 3. Disable port associated with Transcoder B

## **Sequences for HDMI and DVI**

This topic describes how to enable and disable HDMI and DVI.

## **Enable Sequence**

Display must already be initialized

#### 1) Enable Power Wells

- a) Based on the resources to be used, enable the appropriate power wells following the Sequences for Power Wells
  - i) Type-C static connection: Enable AUX I/O Power. It is required for running the main link, even with HDMI.
- 2. Type-C static connection: Program DFLEXDPMLE.DPMLETC\* to maximum number of lanes of the port.

#### 3. Enable Port PLL

- a. If PLL is not already enabled, follow port clock programming sequence from Clocks section
- b. If PLL to port mapping is flexible, configure PLL to port mapping to direct the PLL output to the DDI

#### 4. If IO power is controlled through PWR\_WELL\_CTL - Enable IO Power

- a. Enable PWR\_WELL\_CTL DDI IO Power Request for the DDI that will be used
- b. Wait for PWR\_WELL\_CTL DDI IO Power Request = Enabled, timeout after 20 us
- 5. Type-C static connection: Program Type-C PHY DP\_MODE register for static x4

#### 6. Enable Planes, Pipe, and Transcoder

- a. Configure Transcoder Clock Select to direct the Port clock to the Transcoder
- b. Configure and enable planes (VGA or hires). This can be done later if desired.
- c. If VGA Clear VGA I/O register SR01 bit 5
- d. Enable panel fitter if needed (must be enabled for VGA)
- e. Configure transcoder timings and other pipe and transcoder settings
- f. Configure and enable TRANS\_DDI\_FUNC\_CTL
- g. Configure and enable TRANS\_CONF



#### 1) Enable Port

- a) Configure voltage swing and related IO settings. Refer to the DDI Buffer section.
- b) If not type-C static connection, configure PORT\_CL\_DW10 Static Power Down to power up all lanes of the DDI.
- c) Configure and enable DDI\_BUF\_CTL
- d) Wait for DDI\_BUF\_CTL DDI Idle Status = 0b (Not Idle), timeout after 500 us.

Audio can be enabled after everything is complete. Follow the audio enable sequence in the audio registers section.

#### **Notes**

If the mode set fails, follow the disable sequence to disable everything that had been enabled up to the failing point.

## **Disable Sequence**

Audio must be disabled first. Follow the audio disable sequence in the audio registers section.

#### 1. Disable Planes, Pipe, and Transcoder

- a. If VGA
  - i. Set VGA I/O register SR01 bit 5 for screen off
  - ii. Wait for 100 us
- b. Disable planes (VGA or hires)
- c. Disable TRANS\_CONF
- d. Wait for off status in TRANS\_CONF, timeout after two frame times
- e. Disable TRANS\_DDI\_FUNC\_CTL with DDI\_Select set to None
- f. Disable panel fitter

#### 2. Disable Port

- a. Disable DDI\_BUF\_CTL
- b. Wait 8 us or poll on DDI\_BUF\_CTL Idle Status for buffers to return to idle
- c. Configure Transcoder Clock Select to direct no clock to the transcoder

#### 3. If IO power is controlled through PWR\_WELL\_CTL - Disable IO Power

a. Disable PWR\_WELL\_CTL DDI IO Power Request for the DDI that was used

#### 4. Disable Port PLL

- a. If PLL to port mapping is flexible, configure PLL to port mapping to direct no clock to the DDI
- b. If this PLL is no longer needed, disable it
- c. Type-C static connection: Disable AUX I/O Power for the port
- d. Type-C static connection: Clear DFLEXDPCSSS.DPPMSTC to '0' for the port

#### 1) Disable Power Wells



a) Disable power wells that are no longer required, following the Sequences for Power Wells

## **Sequences for WD**

## **Enable Sequence**

Display must already be initialized

#### 1) **Enable Power Wells**

a. Based on the resources to be used, enable the appropriate power wells following the Sequences for Power Wells

#### 2. Enable Planes, Pipe, and Transcoder

- b. Configure WD\_STRIDE, WD\_SURF, and WD\_TAIL\_CFG
- c. Configure and enable planes (VGA or hires). This can be done later if desired.
- d. If VGA Clear VGA I/O register SR01 bit 5
- e. Enable panel fitter if needed (must be enabled for VGA)
- f. Configure transcoder timings and other pipe and transcoder settings
- g. Configure and enable TRANS\_WD\_FUNC\_CTL
- h. Configure and enable TRANS\_CONF

If the mode set fails, follow the disable sequence to disable everything that had been enabled up to the failing point.

## **Disable Sequence**

If using Triggered Capture Mode (TRANS\_WD\_FUNC\_CTL) wait for the frame to complete (polling WD\_FRAME\_STATUS Frame Complete or using the WD Frame Complete interrupt) before starting the disable sequence.

## 1. Disable Planes, Pipe, and Transcoder

- a. If VGA
  - i. Set VGA I/O register SR01 bit 5 for screen off
  - ii. Wait for 100 us
- b. Disable planes (VGA or hires)
- c. If using triggered capture mode, wait for current capture to complete, and do not trigger any more captures
- d. Disable TRANS\_CONF
- e. Disable TRANS WD FUNC CTL
- f. Disable panel fitter

#### 1) Disable Power Wells

a) Disable power wells that are no longer required, following the Sequences for Power Wells



## **LKF1 Sequences for Display C States Clock Off**

Display C States Clock Off (DC\*co) are power saving states where hardware dynamically disables the CDCLK and MIPI DSI PLLs, DBUF power, and Panel Fitter power when MIPI DSI is idle.

DC\*co is entered when software allows it and hardware detects that all DSI transcoders are disabled or idle.

When the CDCLK PLL is disabled, display engine runs CDCLK from the reference crystal clock to maintain accessibility.

DC\*co is exited when software disallows it or any DSI transcoder becomes active.

DC\*co is controlled by a context save and restore program which has to be loaded before allowing DC\*co and is reset on DC9, cold boot, warm reset, PCI function level reset, and hibernate/suspend.

## Requirements

Audio codec idle and disabled.

External displays disabled. WD transcoders and DP/HDMI transcoders must be disabled.

MIPI DSI TE must be out-of-band (dedicated TE wire), not in-band.

Backlight cannot be driven from the display utility pin. It can be driven from the south display.

DSI transcoders cannot be in video mode.

Disable DC\*co before mode set, or other Aux, PLL, and DBUF programming, and do not re-enable until after the mode set is completed.

## **Sequence to Allow DC\*co**

- 1. If not already loaded, load the correct stepping specific Display Context Save and Restore (CSR) program from the binary package.
  - a. Read the package header and extract the correct individual firmware. Binary package format details explained in the Sequences for Display C5 and C6 section.
  - b. Skip the header section at the start of the program binary.
  - c. Copy the payload into **Display CSR Program Storage**.
  - d. Perform the MMIO writes specified in the header section.
- 2. Configure display engine to meet the requirements for DC\*co, following the appropriate disable sequences. This can be done earlier if desired.
- Set DC\_STATE\_EN Display Clock Off Enable = 1b.

#### Sequence to Disallow DC\*co

- 1. Clear DC\_STATE\_EN Display DC\*CO State Status.
- 2. Set DC\_STATE\_EN Display Clock Off Enable = 0b.
- 3. Wait 20us for disable to be evaluated.



- 4. Poll for DSI\_DC\_STATE\_CTL DSI Block = 0b.
  - This ensures exit has completed and it is safe to do things such as program PLL or DBUF registers.

## **Sequences for Half Refresh Rate**

There is a significant power cost for simply handling the CPU interrupts on alternate frames even though there is no new content to be delivered to the screen at this time. Half Refresh rate is a power saving feature to disable CPU interrupts on the frames that are repeated. This feature ensures two things:

- 1) Ensures that VBI's are generated at the half rate
- 2) Ensures that PLANE1 Base Address only updates produce flip done interrupts at the same time as VBI

Any operations outside of the above may result in screen updates and Flip Done interrupts being generated out of phase with VBI. This is expected to be transitional for full screen video playback (eg cursor movements), the bulk of normal video operations should be covered by point 2 above.

## Requirements

Can be applied with only single plane for RGB or two planes for YUV case.

## **Half Refresh Rate entry sequence**

- 1. Disable PSR2
- 2. Disable Deep sleep
- 3. Enable PSR2
- 4. Proceed with rest of HRR entry programming. Refer to DMC registers to enable the HRR feature.

#### Half refresh Rate exit sequence

- 1. Finish the HRR exit programming by disabling HRR. Refer to DMC registers to enable the HRR feature.
- 2. Disable PSR2
- 3. Program back the previous idle frames value which is typically constant which is 4
- 4. Enable PSR2

## **Sequences for Display C9**

Display C9 (DC9) is a power saving state where the display engine is powered off.

DC9 supports S0ix with more power savings than DC6.

Display software must follow certain programming sequences to allow or dis-allow DC9.

Hardware will dynamically enter and exit DC9 when allowed, saving and restoring some of the display state.



#### **Sequence to Allow DC9**

- 1. Follow Sequence to Disallow DC5.
- 2. Disable all display engine functions using the full mode set disable sequence on all pipes, transcoders, ports, planes, and power wells above PG1.
- 3. Disable and mask all graphics interrupts in north and south display.
- 4. Save state of MMIO display registers.
  - The exact registers depend on software policy.
  - Hardware will save and restore the PCI Config and DGunit registers
- 5. Follow Sequences to Initialize Display Un-initialize Sequence.
- 6. Set DC\_STATE\_EN DC9 Allow to 1b.

## **Sequence to Disallow DC9**

- 1. Clear DC\_STATE\_EN DC9 Allow to 0b.
- 2. Follow Sequences to Initialize Display Initialize Sequence.
- 3. Restore state of MMIO display registers:
  - The exact registers depend on software policy.
  - The context save and restore program is reset on DC9 and has to be restored.
- 4. Enable and unmask graphics interrupts as needed.

# **Display 11+ Resolution Support**

A display resolution is only supported if it meets all the restrictions below for Maximum Pipe Pixel Rate, Maximum Port Link Rate, Maximum Size, Maximum Memory Read Bandwidth, Maximum Data Buffer Bandwidth, and Maximum Watermark.

# **Core Display Clock (CDCLK)**

Refer to the Clocks section for details of the frequencies.

# **Maximum Pipe Pixel Rate**

The display resolution must fit within the maximum pixel rate output from the pipe.

For each enabled plane on the pipe {

If plane scaling enabled {

Horizontal down scale amount = Maximum[1, plane horizontal size / scaler horizontal window size]

Vertical down scale amount = Maximum[1, plane vertical size / scaler vertical window size]

Plane down scale amount = Horizontal down scale amount \* Vertical down scale amount

Plane Ratio = 1 / Plane down scale amount



```
}
      Else {
            Plane Ratio = 1
      }
}
Pipe Ratio = Minimum Plane Ratio of all enabled planes on the pipe
If pipe scaling is enabled {
      Horizontal down scale amount = Maximum[1, pipe horizontal source size / scaler horizontal
      window size]
      Vertical down scale amount = Maximum[1, pipe vertical source size / scaler vertical window size]
            Note: The progressive fetch - interlace display mode is equivalent to a 2.0 vertical down
            scale multiplied with any additional scaling
      Pipe down scale amount = Horizontal down scale amount * Vertical down scale amount
      Pipe Ratio = Pipe Ratio / Pipe down scale amount
}
Pipe maximum pixel rate = 2 * CDCLK frequency * Pipe Ratio
```

#### YUV420 Full Blend Mode

Pipe Maximum Y channel pixel rate = 2 \* CDCLK frequency \* Y channel Pipe ratio

#### **Resolutions Requiring Combined Pipes**

For resolutions requiring 2 pipes to be combined together, the pixel rate seen by each pipe is 1/2 of the pixel rate of the full resolution.

The overlapping excess horizontal pixels added for scaling smoothly across the seam between pipes do not impact the pixel rate.

For example: 7680x4320 CVT1.2 RB1 pixel rate is 2089.75 MHz. That is split across 2 pipes, so each pipe is 3840x4320 with a pixel rate of 1044.875 MHz.

#### **Maximum Port Link Rate**

The display resolution must fit within the maximum link rate for each port type.

<b>Port Type</b>	Maximum Link Bit Rate
	HBR3 8.1 GHz on certain ports and SKUs, and may require higher I/O voltages. Otherwise HBR2 5.4 GHz. See the overview page for details.
HDMI	5.94 GHz



<b>Port Type</b>	Maximum Link Bit Rate
DVI	1.65 GHz
MIPI DSI	2.5 GHz

#### YUV420 Full Blend Mode

Maximum Port Link Rate = CDCLK frequency \* Y channel Pipe Ratio \* (bits per color / 8)

#### **Maximum Size**

There are limits on the maximum horizontal and vertical size.

Pipe source size and active size maximum 5120x3200 landscape or 2304x4096 portrait.

Plane size maximum 5120x3200 landscape or 2304x4096 portrait.

Plane stride maximum listed in PLANE\_STRIDE register.

Pipe scalers maximum horizontal source size 5120 pixels.

PSR2 maximum pipe horizontal active size 5120 pixels.

LACE DPST maximum size 4096x2304 pixels.

LKF maximum pipe source size, pipe active size, plane size, and pipe scaler size 4096x2304.

## **Maximum Memory Read Bandwidth**

The display resolution must not exceed the available system memory bandwidth, considering factors like thermal throttling and bandwidth available for other memory clients.

See the SAGV section for how to calculate the available memory bandwidth and required memory bandwidth.

#### **Maximum Data Buffer Bandwidth**

The display resolution must not exceed the maximum bandwidth from the display data buffer (DBUF). There are 2 buffers that can be enabled, and pipes can be allocated data blocks from either buffer or both. Some high bandwidth scenarios require both buffers to be enabled. See the Display Buffer Programming section for requirements on how and when to use 2 buffers.

Maximum data buffer bandwidth MB/s = CDCLK frequency \* 64 Bytes

For each DBUF {

Maximum pipe bandwidth MB/s = maximum data buffer bandwidth / number of enabled pipes using this buffer

For each pipe using this buffer {

Maximum plane bandwidth MB/s = maximum pipe bandwidth / number of enabled planes
For each plane enabled on the pipe { // cursor can be ignored



Plane bandwidth MB/s = pixel rate MHz \* source pixel format in bytes \* plane down scale amount \* pipe down scale amount

If plane bandwidth > maximum plane bandwidth {Bandwidth is exceeded}

```
} }
```

#### **Maximum Watermark**

The display resolution must not exceed the level 0 maximum watermark value. See the section on Watermark Programming.

# **Display Resolution Capabilities**

These are examples of common resolutions that meet all the resolution restrictions for up to 3 simultaneous displays, with a total of 4 planes with 32bpp pixel format, and 1 cursor, and with no panel fitter down scaling.

Port Type	Resolution
DVI	1920x1200 60Hz 24bpp
HDMI 1.4	4Kx2K 24-30Hz 24bpp
HDMI 2.0	RGB/YUV444 4Kx2K 48-60Hz 24bpp YUV420 4Kx2K 48-60Hz 12bpc No YUV422 support
eDP and DP uncompressed HBR2	4096x2304 60Hz 24bpp 3840x2160 60Hz 30bpp 3200x2000 60Hz 36bpp
MIPI DSI 2.5GHz uncompressed single link	3200x2000 60Hz 24bpp
MIPI DSI 2.5GHz uncompressed dual link	4096x2304 60Hz 24bpp 3840x2160 60Hz 24bpp
Wireless capture	Single wireless: 3840x2160 60Hz 30bpp Dual wireless: 2560x1600 60Hz 30bpp
LKF eDP and DP HBR3	4096x2304 60Hz 36bpp
LKF MIPI DSI 2.5GHz compressed single link	4096x2304 60Hz 24bpp 3840x2160 60Hz 24bpp
LKF MIPI DSI 2.5GHz compressed dual link	4096x2304 60Hz 24bpp 3840x2160 60Hz 24bpp

# intel

Non-HDMI port types are calculated using CVT 1.2 RB1 blanking and pixel rate. HDMI is calculated using HDMI specification blanking and pixel rate.

This lists the maximum bits per pixel supported with the maximum resolution. Higher bpp, up to the max supported by a port type, can be used with lower resolution or refresh rates.

Each entry is showing the highest common resolutions. Lower resolutions are also supported. Higher, less common, resolutions can also work, but need to be calculated individually.

The bpp and bpc are referring to the port output bits per pixel and bits per component. In the case of VDSC it refers to the bpp input to the compressor.

HBR3 is only supported on certain DDI ports and SKUs, and may require elevated I/O voltage.

## **Examples**

## **Example pipe pixel rate**

Plane 1 enabled at 64bpp and plane down scale amount 1.25, plane 2 enabled at 32bpp, no pipe scaling enabled, and CDCLK 312 MHz:

```
Plane 1 ratio = 1/1.25 = 0.8
```

Plane 2 ratio = 1

Pipe ratio = Minimum[1, 0.8] = 0.8

Pipe maximum pixel rate = 2 \* 312 MHz \* 0.8 = 499.2 MHz

## **Example memory bandwidth**

System memory bandwidth available for display = 4000 MB/s

Pipe A - Plane 1 enabled at 32bpp, plane 2 enabled at 16bpp, scaling disabled, pixel rate 148.5 MHz

Pipe B - Plane 1 enabled at 32bpp, scaling disabled, pixel rate 148.5 MHz

Pipe C - Plane 1 enabled at 32bpp, scaling disabled, pixel rate 148.5 MHz

Pipe A - Plane 1 bandwidth = 148.5 \* 4 bytes = 594 MB/s

Pipe A - Plane 2 bandwidth = 148.5 \* 2 bytes = 297 MB/s

Pipe B - Plane 1 bandwidth = 148.5 \* 4 bytes = 594 MB/s

Pipe C - Plane 1 bandwidth = 148.5 \* 4 bytes = 594 MB/s

Total display bandwidth = 594 + 297 + 594 + 594 = 2079 MB/s

System memory bandwidth available for display not exceeded

## **Example memory bandwidth**

System memory bandwidth available for display = 4000 MB/s



Pipe A - Plane 1 enabled at 32bpp, plane 2 plane enabled at 32bpp, pipe scaling enabled and down scale amount 1.12, pixel rate 414.5 MHz

Pipe B - Plane 1 enabled at 32bpp, scaling disabled, pixel rate 414.5 MHz

Pipe C - Plane 1 enabled at 32bpp, scaling disabled, pixel rate 414.5 MHz

Pipe A - Plane 1 bandwidth = 414.5 \* 4 bytes \* 1.12 = 1863 MB/s

Pipe A - Plane 2 bandwidth = 414.5 \* 4 bytes \* 1.12 = 1863 MB/s

Pipe B - Plane 1 bandwidth = 414.5 \* 4 bytes = 1658 MB/s

Pipe C - Plane 1 bandwidth = 414.5 \* 4 bytes = 1658 MB/s

Total display bandwidth = 1863 + 1863 + 1658 + 1658 = 7042 MB/s

System memory bandwidth available for display exceeded

#### **Clocks**

#### **LKF1 Clocks**

## **Registers**


Register
CDCLK_CTL
CDCLK_PLL_ENABLE
DPLL_CFGCR0
DPLL_CFGCR1
DPCLKA_CFGCR0
DPLL_ENABLE
TRANS_CLK_SEL
DDI_CLK_SEL
DKL_REFCLKIN_CTL
DKL_CLKTOP2_HSCLKCTL
DKL_CLKTOP2_CORECLKCTL1
TIMESTAMP_CTR

#### **Overview of Display Clock Paths**

The display engine clocking structure has multiple PLLs and clocks. The flow is from reference to PLL to DDI (port) clock to transcoder clock.



## **PLL Arrangement**





# **Display Engine Clock Reference**

There is one display engine clock reference.

	Reference
Usage	Reference for the PLLs and for miscellaneous timers in display engine
Frequency	19.2, 24, 38.4 MHz Non-SSC (Register DSSM Reference Frequency indicates the frequency). 24 MHz is not planned for functional use on this platform, even though it is supported by display engine.
Default after reset	Enabled
Programming	Not programmable by display software.

#### **DPLLs**

DPLLs are used for the DSI ports.

The PLL output frequencies are the DSI 8x clock rate.

A single PLL output may be used by multiple ports simultaneously <u>if those ports all require the same frequency and spread characteristics</u>.

	DPLLs
Usage	Sources for DSI0 and DSI1 clocks
Input	Reference clock
Frequency	Programmable DSI 8x clock rates: 0.340 - 2.5 GHz, SSC and Non-SSC
Default after reset	Disabled
Programming	Must be programmed by software when enabling and disabling a display output. See the section on Port Clock Programming.



# **TypeC PLLs**

The TypeC PLLs are used for Type C ports. There are 2 TypeC PLLs per port, but display engine can only use PLL 1.

The PLL output frequencies are 5x the symbol/TMDS rate, which is 1/2 the bit rate.

The PLL output is divided by 5 to become the symbol/TMDS clock frequency used in the display engine.

Both edges of the PLL output are used in the DDI I/Os to double the frequency to bit clock rate.

The TypeC PLL is also called a Dekel (DKL) PLL.

	TypeC PLL1 per port
Usage	Sources for DDI clocks on type C ports
Input	Reference clock
Frequency	Programmable DP-altmode link bit rates: 1.62, 2.7, 5.4, 8.1 GHz, SSC and Non-SSC
Default after reset	Disabled
Programming	Must be programmed by software when enabling and disabling a display output. See the section on Port Clock Programming.

#### **DDI clocks**

There is one DDI clock tied to each DDI port.

A single DDI clock output may be used by multiple transcoders simultaneously for DisplayPort Multistreaming.

	DDI clocks
Usage	DDI ports I/O bit clock and symbol/TMDS clock, source for transcoder clocks
Input	TypeC PLLs
Frequency	TypeC PLLs frequency
Default after	Disabled
reset	
	Must be programmed by software when enabling and disabling a display.
Programming	Programming is done through the DPLL, PORT_CLK_SEL, and TypeC registers. See the section on Port Clock Programming.




#### **Transcoder Clocks**

There is one Transcoder clock tied to each display transcoder.

	Transcoder clocks
Usage	Transcoder symbol/TMDS clocks
Input	Programmable selection between DDI clocks
Frequency	PLL output frequency divided by 5
Default after reset	Disabled
	Must be programmed by software when enabling and disabling a display.
Programming	Programming is done through the TRANS_CLK_SEL registers. See the section on Port Clock Programming.

#### **CD Clock**

CD clock refers to the Core Display clock which includes the Core Display 1X Clock (CD clock, CDclk, cdclk, CDCLK) and the Core Display 2X Clock (CD2X clock, cd2xclk, CD2XCLK).



The CDCLK PLL is the main source for CD clock. A programmable divider inside the PLL controls the PLL frequency. The CD2X Divider after the PLL provides additional dividing to create the CD2X clock used by the display engine. The divider value must be set to account for the reference frequency for in the **DSSM** Reference Frequency field.



When the CDCLK PLL is disabled, the CD clock runs on reference clock divided by 2 to maintain register accessibility.

	CDCLK PLL
Alternate Name	ADPLL or DEPLL
Usage	Source for CD clock
Input	Reference clock
Frequency	Programmable - Frequencies in table below
<b>Default after reset</b>	Disabled
	Must be programmed by software when enabling and disabling a display.  May be automatically enabled and disabled by hardware for some power states.  Programming is done through the CDCLK_PLL_ENABLE register.
Programming	Trogramming is done through the CDCLK_FEL_LINABLE register.

# **CDCLK PLL Ratio and Divider Programming and Resulting Frequencies**

<b>PLL Ratio for 19.2 MHz Reference</b>	PLL Ratio for 38.4 MHz Reference	<b>CD2X Divider</b>	CDCLK MHz
20	10	1	192
32	16	1	307.2
58	29	1	556.8


PLL Ratio for 24 MHz Reference	<b>CD2X Divider</b>	CDCLK MHz
16	1	192
26	1	312
46	1	552

	CD clock
Usage	Clocking for most display engine functions
Input	CDCLK PLL output or reference clock.  Hardware automatically switches to reference clock divided by 2 when CDCLK PLL is not locked.
Frequency	CDCLK PLL disabled - reference clock divided by 2 CDCLK PLL enabled - Frequencies in table above
Default after reset	Running on the reference clock
Programming	Must be programmed by software when enabling and disabling a display.  Programming is done through the CDCLK_CTL and CDCLK_PLL_ENABLE registers.



#### **MIPI DSI Clocks**

The following diagram illustrates the clocking per MIPI DSI port (i.e. DSI 0 and DSI 1)



The DSI port operates within several different clock domains.

- **CD Clock** The DSI controller receives the Pixel and Software control within this clock domain. The DSI controller clock crosses this information over to the 1X clock domain.
- **8X Clock** This clock domain is received from the PLL farm and used to transfer the serialized data across the Link (i.e. it is the per-Lane frequency of the DSI Link). Only the I/O block will receive this clock. The IO contains a programmable divider that will divide this clock down to the 1X clock needed by the DSI controller.
- **1X Clock (a.k.a. Byte clock, Word clock)** This clock domain is used to transfer the HS parallel data (a byte) per Data Lane. Both the DSI Controller and the D-PHY will receive this clock
- **Escape Clock** This clock is used for LP communication across the DSI Link. Per all MIPI physical layer specifications, this clock has a fixed frequency that should be as close, but not greater than, 20 MHz.

# intel

- Tx Escape clock The Display Engine will generate this clock based off of the
  DSI\_ESC\_CLK\_DIV register programming and the 1X clock that the Display receives from the
  IO. All of the LP Tx signaling from the controller to the DPHY will be driven off of this clock.
  The controller will also deliver this clock to the DPHY
- **Rx Escape clock** The IO XOR's together the LP signaling received from the Panel to generate this clock. The IO forwards this clock to the DSI controller

#### Notes:

- 1. The MCD block (shaded in grey) delivers a 1X clock to the DSI Controller within the Display Core and to the AFE within the MCD block. The DSI Controller forwards this 1X clock back to the D-PHY within the MCD block along with its data (i.e. the data is source synchronous). The D-PHY will work entirely within the forwarded 1X clock domain. The inlet to the AFE contains a FIFO to handle the phase crossing between the forwarded clock that the D-PHY is operating within and the 1X clock the AFE receives directly from the PLL.
- 2. The LP Tx Escape clock is derived from a variable M that Software programs within the DSI\_ESC\_CLK\_DIV register. The divider used to live within the IO, so the variable M represents the divisor for generating a clock based off of the 8X clock. Since the divider is within the Display and the clock it is operating on is a 1X clock the divisor becomes "N" which is equal to ceiling(M/8).

	DSI Clocks
Usage	DSI I/O and Transcoder
Input	Programmable selection between the DPLLs
Frequency	PLL clock is the 8X clock.  1X clocks have variable divider to create ~20 MHz Tx escape clocks.
<b>Default after reset</b>	Disabled
Programming	Must be programmed by software when enabling and disabling a display using MIPI DSI.



# **LKF1 Port Clock Programming**

# **LKF1 Display PLL and Clock Usage**

This is for mapping the DPCLKA\_CFGCR0 bit fields to the PLLs and port names used in display engine.

DPLL0 = PLL available for DSI usage

DPLL1 = PLL available for DSI usage

DDIA Clock = DSI0 8x clock

DDIB Clock = DSI1 8x clock

TC1 Clock = DDI USBC1 symbol clock

TC2 Clock = DDI USBC2 symbol clock

Other clocks unused

TypeC PLL = A PLL in the typeC port, more info in the TypeC PLL Programming section

# **MIPI DSI Programming**

This programming is for DPLLs when using MIPI DSI.

### **MIPI DSI PLL Enable Sequence**

- 1. Enable DPLL power in DPLL ENABLE.
- 2. Wait for DPLL power state enabled in DPLL\_ENABLE.
  - Should complete immediately.
- 3. Configure DPLL\_CFGCR0 to set SSC enable/disable and set DCO frequency.
- 4. Configure DPLL CFGCR1 to set the dividers.
- 5. Read back DPLL\_CFGCR0 or DPLL\_CFGCR1, ignoring the data value, this is to ensure writes completed before the next step.
- 6. Configure DPCLKA\_CFGCR0 to map the DPLL to the DDI/DSI.
  - Do not turn on the clock for the DDI. DSI has independent clock gating controlled by MIPI DSI mode programming.
- 7. Read back DPCLKA\_CFGCR0, ignoring the data value, this is to ensure write completed before the next step.
- 8. Configure DSI ESC CLK DIV registers.
- 9. Read back DSI\_ESC\_CLK\_DIV, ignoring the data value, this is to ensure write completed before the next step.
- 10. Enable DPLL in DPLL\_ENABLE.
- 11. Wait for PLL lock status in DPLL ENABLE.
  - Should complete within 600us.



## **MIPI DSI PLL Disable Sequence**

- Disable DPLL through DPLL\_ENABLE.
- 2. Wait for PLL not locked status in DPLL\_ENABLE.
  - Should complete within 1us.
- 3. Disable DPLL power in DPLL\_ENABLE.
- 4. Wait for DPLL power state disabled in DPLL\_ENABLE.
  - Should complete immediately.

# Formula for MIPI DSI DPLL Programming

Reference frequency = 38.4, 24, or 19.2 MHz (Register DSSM Reference Frequency indicates the frequency). If reference frequency is 38.4, use 19.2 because the DPLL automatically divides that by 2.

AFE clock = PLL output frequency = MIPI 8X clock = DCO Frequency / (Pdiv \* Qdiv \* Kdiv).

Pdiv can be 2, 3, 5, or 7.

Kdiv can be 1, 2, or 3.

If Kdiv!= 2, then Qdiv must be 1. Else Qdiv can be 1 to 255.

Minimum DCO frequency = 7,998 MHz

Maximum DCO frequency = 10,000 MHz

Midpoint DCO frequency = 8,999 MHz

Note: If the desired clock frequency cannot be achieved with the valid values of P, Q, K, and DCO frequencies, use a different screen resolution with a different clock frequency.

# **Algorithm to Find MIPI DSI DPLL Programming**

- 1. Calculate AFE clock
- 2. For each legal divider (P\*Q\*K), find the DCO.
- 3. Select the divider that gives the DCO closest to the midpoint and fits within the minimum or maximum.
- 4. Find the P, Q, K values to create that divider.



## **Pseudo-code for MIPI DSI DPLL Programming**

```
$freq = Desired 8x clock frequency in MHz
$div=0; $bestdiv=0; $dco=0; $bestdco=0; $dcocentrality=0; $Pdiv = 0; $Qdiv = 0; $Kdiv = 0;
afeclk = 0;
$bestdcocentrality = 999999;
@dividerlist = (2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 24, 28, 30, 32, 36, 40, 42, 44, 48, 50,
52, 54, 56, 60, 64, 66, 68, 70, 72, 76, 78, 80, 84, 88, 90, 92, 96, 98, 100, 102, 3, 5, 7, 9,
15, 21);
$dcomin = 7998;
3dcomax = 10000;
$dcomid = ($dcomin + $dcomax) / 2;
$afeclk = 5 * $freq;
 foreach $div (@dividerlist) {
     $dco = $afeclk * $div;
     if (($dco \le $dcomax) & ($dco >= $dcomin))
         $dcocentrality = abs($dco-$dcomid);
        if ($dcocentrality < $bestdcocentrality)</pre>
             $bestdcocentrality = $dcocentrality;
             $bestdiv = $div;
            $bestdco = $dco
        }
    }
 }
 if ($bestdiv != 0) # Good divider found
     if ($bestdiv % 2 == 0) # Even
         if (\$bestdiv == 2)
            Pdiv = 2;
             $Qdiv = 1;
            Kdiv = 1;
         }
         elsif ($bestdiv % 4 == 0)
             Pdiv = 2;
             $Qdiv = $bestdiv / 4;
             Kdiv = 2;
         elsif ($bestdiv % 6 == 0)
            pdiv = 3;
            $Qdiv = $bestdiv / 6;
            Kdiv = 2;
         elsif (\$bestdiv \$ 5 == 0)
            Pdiv = 5;
            $Qdiv = $bestdiv / 10;
            Kdiv = 2;
         elsif ($bestdiv % 14 == 0)
             Pdiv = 7;
             $Qdiv = $bestdiv / 14;
             Kdiv = 2;
```

# intel

```
else # odd
       if ($bestdiv == 3 || $bestdiv == 5 || $bestdiv == 7)
           $Pdiv = $bestdiv;
           $Qdiv = 1;
           Kdiv = 1;
       else # 9, 15, 21
           $Pdiv = $bestdiv / 3;
           Qdiv = 1;
           Kdiv = 3;
       }
   }
   SUCCESS
   Program DPLL CFGCR0 with Best DCO / Reference Frequency
   Program DPLL CFGCR1 with Pdiv, Qdiv, and Kdiv
else # No good divider found
   FAIL, try a different frequency
```

## **Calculating Frequency from Divider Values**

Symbol clock frequency in MHz = DCO divider \* Reference Frequency in MHz / (5 \* Pdiv \* Qdiv \* Kdiv)

DCO divider from DPLL\_CFGCR0 DCO Integer + (DPLL\_CFGCR0 DCO Fraction / 2^15)

Pdiv from DPLL\_CFGCR1 Pdiv

Qdiv from DPLL\_CFGCR1 Qdiv Mode? DPLL\_CFGCR1 Qdiv Ratio: 1

Kdiv from DPLL\_CFGCR1 Kdiv

### Formula for MIPI DSI Escape Clock Programming

The MIPI DSI port operates with a constant frequency clock referred to as the Escape clock. The Escape clock should be programmed to be as close to, but not greater than 20 MHz. The Escape clock frequency will be determined by dividing the 8X frequency by a variable "M".

$$f_{esc} = f_{8x} / M <= 20 MHz$$

Solving for M supplies the programming necessary for the DSI\_ESC\_CLK\_DIV register.

Escape clock divider  $M = ceiling(f_{8x} (MHz) / 20 MHz)$ 



# **Example for DSI0 8X 566.545 and reference 24 MHz**

This example assumes DPLL0 is available.

8x clock = AFE Clock = 566.545 MHz

Frequency programming algorithm finds Pdiv=3, Qdiv=1, Kdiv=1, DCO Frequency = 8498.175

Escape clock divider M = ceiling(566.545 / 20 MHz) = 29

DCO Integer = INT(8498.175/24) = 354

DCO Fraction =  $INT(((8498.175/24) - DCO Integer) * 2^15) = 2969$ 

- 1. Enable DPLL0 power in the DPLL0\_ENABLE register
  - Power Enable = 1b (Enable)
- 2. Wait for PLL power state enabled in DPLL0\_ENABLE.
- 3. Configure DPLL0 in the DPLL0\_CFGCR0 register
  - SSC = 0b (Disable)
  - DCO Fraction = 0B99h (2969)
  - DCO Integer = 162h (354)
- 4. Configure DPLL0 in the DPLL0\_CFGCR1 register
  - Qdiv Ratio = 00h (1)
  - Qdiv Mode = 0b (Disable)
  - Kdiv = 001b (1)
  - Pdiv = 0010b (3)
- 5. Read back DPLL0\_CFGCR0 or DPLL0\_CFGCR1 to ensure writes completed
- Configure DPCLKA\_CFGCR0 DPLL0 mapping to DSI0 in the DPCLKA\_CFGCR0 register
  - DDIA (DSI0) Clock Select = 00b (DPLL0)
- 7. Turn on DSI0 clock in the DPCLKA\_CFGCR0 register
  - DDIA (DSI0) Clock Off = 0b (On)
- 8. Read back DPCLKA CFGCR0 to ensure write completed
- 9. Configure MIPI escape clock dividers in DSI\_ESC\_CLK\_DIV\_0 and DPHY\_ESC\_CLK\_DIV\_0
  - Escape Clock Divider M = 0x01D (Divide by 29)
- 10. Read back DPHY\_ESC\_CLK\_DIV to ensure write completed
- 11. Enable DPLL0 in the DPLL0 ENABLE register
  - PLL Enable = 1b (Enable)
- 12. Wait for PLL lock in DPLL0\_ENABLE



# **TypeC PHY PLL Programming for Displayport**

## NOTE: Display uses PLL1, not PLL0. The defaults of associated registers may be different.

TypeC PHY and PLL registers need to be programmed as per the instructions in **Dekel PHY programming** page.

Register programming for DP frequencies is as follows.

Note that PLL programming will decide selection between 8.1GHz/1.62GHz and 5.4GHz/2.7GHz.

Block	Register Name	8p1	5p4	2p7	1p62
PLL	DIV0	5e000069	6800008c	6800008c	5e000069
	DIV1	00041011	00041011	00041011	00041011
	LF	22114803	22114904	22114904	22114803
	FRAC_LOCK	00052d23	00052d1a	00052d1a	00052d23
	SSC Register	1813120f	18131215	18131215	1813120f
	DFX_DPSO	4044ff6e	4044ff14	4044ff14	4044ff6e
PHY	DKL_CMN_ANA_DW28	021588a8	02158888	02158888	02158888
	CLKTOP2_HSCLKCTL	0000811d	0000011d	0001421d	0000211d
	CLKTOP2_CORECLKCTL1	10080510	10080510	10080510	10080510

# **TypeC PHY PLL Programming - algorthmic steps**

#### NOTE: Display uses PLL1, not PLL0. The defaults of associated registers may be different.

If the desired symbol clock frequency cannot be achieved with the valid programming, use a different screen resolution with a different symbol clock frequency.

The following algorithmic steps apply for HDMI protocols and enumerated reference clocks.

```
$symbol frequency = Desired symbol clock frequency in MHz(ie 270 MHz for DP HBR2, or 594 MHz
for HDMI 2.0 4K 60 Hz)
$refclk mhz = Reference frequency (19.2 MHz or 24.0 MHz or 38.4 MHz)
sc en = sc enable
$dp = 1 for DisplayPort, 0 for HDMI
Set $dp = 0
 dec = 8.1;
 $dco min freq = $dp ? $dp dco : $ssc en ? 4 : 3.992;
 $dco max freq = $dp ? $dp dco : 6;
 @div1 vals = (7, 5, 3, 2);
 @div2_vals = ( 10, 9, 8, 7, 6, 5, 4, 3, 2, 1 );
success = 0;
 acceptant{$afc startup = 0;}
 $frequency = $symbol frequency/100;
 for $div1 (@div1 vals) {
    for $div2 (@div2_vals) {
         $dco = $div1^* $div2 * $frequency / 2;
         if ( $dco >= $dco min freq and $dco <= $dco max freq ) {
```



```
Program DKL REFCLKIN CTL[od refclkin2 refclkmux 2 0] = 4
          Program DKL_CLKTOP2_HSCLKCTL[od_clktop2_coreclk_inputsel] = 1
          Program DKL_CLKTOP2_CORECLKCTL1[od_clktop2_coreclka_divratio_7_0] = 5
          if ($div2 >= 2) {
            Program DKL_CLKTOP2_HSCLKCTL[od_clktop2_tlinedrv_clksel_1_0] = 1
            Program DKL_CLKTOP2_HSCLKCTL[od_clktop2_tlinedrv_clksel_1_0] = 0
          Program DKL CLKTOP2 HSCLKCTL[od clktop2 dsdiv divratio 3 0] = $div2
          if ($div1 == 2) {Program DKL CLKTOP2 HSCLKCTL[od clktop2 hsdiv divratio 1 0] = 0}
          if ($div1 == 3) {Program DKL CLKTOP2 HSCLKCTL[od clktop2 hsdiv divratio 1 0] = 1}
          if ($div1 == 5) {Program DKL CLKTOP2 HSCLKCTL[od clktop2 hsdiv divratio 1 0] = 2}
          if ($div1 == 7) {Program DKL CLKTOP2 HSCLKCTL[od clktop2 hsdiv divratio 1 0] = 3}
          $target dco mhz = $dco * 1000;
          success = 1;
          last;
    if ($success == 1) {last;}
if (\$success == 0) {
   FAIL and try a different frequency
$m1div = 1;
                      # pre-divider ratio
                      # reference clock divider
ndiv = 1;
$tdc res = 0.000007; # TDC resolution
$ssc freq mhz = .033; # SSC frequency
$ssc_stepnum = 32;  # SSC step num
$ssc_amp = .0047;  # SSC amplitude
# calculate the M2 ratio
$m2div = ($target dco mhz / ($refclk mhz / $ndiv)) / $m1div;
# 8 bits for M2
if ($m2div > 255) {
  smldiv = 4; # we must have a slow refclk, set m1 to 4 and try again
 $m2div = ($target dco mhz / ($refclk mhz / $ndiv)) / $m1div;
 if ($m2div > 255) {
   FAIL and try a different frequency
# integer portion
$m2div int = floor($m2div);
# fractional portion
m2div frac = floor(2**22 * ($m2div - $m2div int));
# iref ndiv
$iref ndiv = ($refclk mhz > 76.7) ? 4 : ($refclk mhz > 38.3) ? 2 : 1;
# TDC target count
targetcnt = tdc res < 0.000005)? int(2/(tdc res*8*50*1.1)/tarfclk mhz + 0.5)
                         : int(4/(\$tdc res*8*50*1.1)/\$refclk mhz + 0.5);
# feed forward gain
$feedfwdgain = ($ssc en || $m2div frac > 0) ? floor($m1div*(1/$target dco mhz)/$tdc res) : 0;
# lock threshold
```



```
$lockthresh = ($tdc res < 0.000005) ? 10 : 5;</pre>
# iref trim value
$iref trim = (($refclk mhz/$iref ndiv) <= 19.2)</pre>
                 (($refclk mhz/$iref ndiv) > 19.2 &&
                  ($refclk mhz/$iref ndiv) <= 25)
                                                       ? 25 : 24;
# bias start-up pulse width
$iref pulse width = (($refclk mhz/$iref ndiv) > 20) ? 2 : 1;
# lf coeffs
$prop coeff = ($target dco mhz >= 5000) ? 4 : 3;
sint coeff = (starget dco mhz >= 5000) ? 9 : 8;
tdc fine res = (tdc res < 0.000005) ? 0 : 1;
# ssc params
$ssc stepsize = $ssc en ? (floor($m2div * $ssc amp / $ssc stepnum * 2**10))
$ssc_steplen = $ssc_en ? (ceil($refclk_mhz / $ssc_freq_mhz / (2 * $ssc_stepnum))) : 0;
ssc\ steplog = log(ssc\ stepnum)/log(2)-1;
$irefgen settling = 3;
ana bonus = 64;
# calculate register values
5 = ((5m2 div frac > 0) ? 2**30 : 0) + (5m2 div frac * 2**8) + (5m2 div int);
$div1 = ($iref ndiv * 2**16) + ($ndiv * 16) + $m1div + 2**12;
\$1f = (\$tdc targetcnt * 2**24) + ((\$afc startup > 3)? (\$afc startup-4) * 2**21 :
$afc_startup* 2**21)
              + 2**20 + 2**16 + ($tdc_fine_res * 2**14) + ($int_coeff * 2**8) + $prop_coeff;
frac = 2**18 + 2**16 + (flockthresh * 2**11) + 2**10 +
             (($ssc_en || $m2div_frac > 0) ? 2**8 : 0) + $feedfwdgain;
ssc = (ssc en * 2**28) + 2**27 + (ssc steplen * 2**16) +
            (\$ssc steplog * 2**10) + 2**9 + ((\$afc startup > 3)? 2**8 : 0) + \$ssc stepsize;
$bias = 4278881408 + $iref_trim;
tdc = 134217735 + (firef_pulse_width * 2**17);
$cntr = $irefgen settling;
$anabonus = $ana bonus;
Program DKL PLL DIV0 = $div0 converted to 32 bit hex;
Program DKL PLL DIV1 = $div1 converted to 32 bit hex;
Program DKL PLL LF = $1f converted to 32 bit hex;
Program DKL PLL FRAC LOCK = $frac converted to 32 bit hex;
Program DKL SSC = $ssc converted to 32 bit hex;
if ($refclk mhz != 38.4) {
        Program DKL_TDC_COLDST_BIAS = $tdc converted to 32 bit hex;
        Program DKL BIAS = $bias converted to 32 bit hex;
Program DKL CNTR BIST = $irefgen settling coverted to 32 bit hex;
Program DKL ANA BONUS = $ana bonus converted to 32 bit hex;
```



# **Calculating PLL Frequency from Divider Values**

Symbol clock frequency in MHz = M1 \* M2 \* Reference Frequency in MHz / (5 \* DIV1 \* DIV2 )

M1 from DKL\_PLL\_DIV1[i\_fbprediv\_3\_0]

M2 from DKL\_PLL\_DIV0[i\_fbdiv\_intgr\_7\_0] + DKL\_PLL\_DIV0[i\_fracnen\_h] ? DKL\_PLL\_DIV0[i\_fbdivfrac\_21\_0/2^22) : 0

DIV1 from DKL\_CLKTOP2\_HSCLKCTL[od\_clktop\_hsdiv\_divratio]

DIV2 from DKL\_CLKTOP2\_HSCLKCTL[od\_clktop\_dsdiv\_divratio]

# **Displayport Examples**

Link Rate (GHz)	M1	M2	DIV1	DIV2	RefClk (MHz)	SymbolClk (MHz)
1.62	2	105.46875	5	2	38.4	162
2.7	2	105.46875	3	2	38.4	270
5.4	2	105.46875	3	1	38.4	540
8.1	2	105.46875	2	1	38.4	810

# **HDMI Example**

HDMI, 3.4 Gbps, SSC disabled, 38.4 MHz reference clock

Block		Programming
	REFCLKIN_CTL	= 00000404 Default = 00000000
PHY	CLKTOP2_HSC	LKCTL = 0001111D Default = 0000011D
	CLKTOP2_COR	ECLKCTL1 = 10080510 Default = 10080510
PLL	DIV0	= 0x74000084
	DIV1	= 0x00021011
	LF	= 0x22114904
	FRAC_LOCK	= 0x00052D1C
	SSC	= 0x08001200
	CNTR_BIST	= 0x00000003
	ANA_BONUS	= 0x00000040



# **Sequences for Changing CD Clock Frequency**

#### **Restrictions**

The CD clock frequency impacts the maximum supported pixel rate and display watermark programming. The CD clock frequency must be at least twice the frequency of the Azalia BCLK.

# **Sequence for Changing CD Clock Frequency**

- 1. Unless changing only the CD2X Divider, disable all display engine functions using the full mode set disable sequence on all pipes, ports, and planes.
- a) Includes Global Time Code
- b) Display power wells may be left enabled
- 2. Follow the Display Voltage Frequency Switching Sequence Before Frequency Change
- 3. Enable or change the frequency of CD clock
  - a. If enabling CDCLK PLL
    - i. Write CDCLK\_PLL\_ENABLE with the PLL ratio, but not yet enabling it.
    - ii. Set CDCLK\_PLL\_ENABLE PLL Enable
    - iii. Poll CDCLK PLL ENABLE for PLL lock
    - iv. Timeout and fail if not locked after 200 us
    - v. Write CDCLK\_CTL with the CD2X Divider selection and CD Frequency Decimal value to match the desired CD clock frequency
  - b. If disabling CDCLK PLL
    - i. Clear CDCLK\_PLL\_ENABLE PLL Enable
    - ii. Poll CDCLK\_PLL\_ENABLE for PLL unlocked
    - iii. Timeout and fail if not unlocked after 200 us
  - c. If changing the CDCLK PLL frequency
  - i) Follow steps above for disabling CDCLK PLL.
  - ii) Follow steps above for enabling CDCLK PLL, using the new PLL ratio.
  - d. If changing only the CD2X Divider
    - i. Write CDCLK\_CTL with the CD2X Pipe selection, CD2X Divider selection, and CD Frequency Decimal value to match the desired CD clock frequency
    - ii. If pipe is enabled, wait for start of vertical blank for change to take effect
- 4. Follow the Display Voltage Frequency Switching Sequence After Frequency Change
- 5. Update programming of functions that use the CD clock frequency
  - If these features are not currently enabled, the programming can be delayed to when they are enabled.



- Wireless Display 27 MHz frequency in the WD\_27\_M and WD\_27\_N registers.
  - For CD clock 168 MHz, program M=9 and N=56 (decimal).
  - For CD clock 336 MHz, program M=9 and N=112 (decimal).
  - For CD clock 528 MHz, program M=9 and N=176 (decimal).
  - For CD clock 172.8 MHz, program M=45 and N=288 (decimal).
  - For CD clock 307.2 MHz, program M=45 and N=512 (decimal).
  - For CD clock 556.8 MHz, program M=45 and N=928 (decimal).
  - For CD clock 652.8 MHz, program M=45 and N=1088 (decimal).
  - For CD clock 180 MHz, program M=45 and N=300 (decimal).
  - For CD clock 312 MHz, program M=45 and N=520 (decimal).
  - For CD clock 552 MHz, program M=45 and N=920 (decimal).
  - For CD clock 648 MHz, program M=45 and N=1080 (decimal).
- Utility pin backlight frequency and duty cycle in the BLC\_PWM\_DATA register.

# **Display Voltage Frequency Switching**

Display Voltage and Frequency Switching (DVFS) is used to adjust the display voltage to match the display clock frequencies. If voltage is set too low, it will break functionality. If voltage is set too high, it will waste power. The voltage rail for display is shared by the entire system agent, so it has a large power impact.

When changing clock frequencies, graphics software must inform the power controller of the display voltage requirement. The power controller tracks requests from all users of the voltage rail and sets voltage to accommodate all the requests. The voltage requirements are separated into discrete levels aligned to the frequencies of several clocks used by display.

The voltage requirement is specified by selecting from several discrete voltage levels. The power controller will map these levels to the actual voltage values, which are usually determined on a part by part basis during manufacturing.

Only the CD clock and DDI clocks (max of all DDI clocks) are used to select the voltage levels. Other display clocks are either supported at all frequencies with the minimum voltage, or have their voltage requirements accounted for by the SoC power controller.



	Voltage Selection				
Voltage Level	CD clock MHz	Max DDI symbol clock MHz	Comment		
0	192 or lower	<= 594	Low resolutions		
1	307.2 or 312	<=594	Mainly 4k60 internal display		
2	556.8 or 552	>594	Mainly for non-HDR 5K and 8k, or some cases with DP multistream or USB TypeC		
3	Not used, aliases to level 2				

If CD clock <= 192 MHz AND Max of DDI clocks <= 594 MHz, use level 0.

Else If CD clock <= 312 MHz AND Max of DDI clocks <= 594 MHz, use level 1.

Else, use level 2.

Note: For the calculations above, disabling a clock is the same as switching it to the lowest frequency.

The following sequences are used when changing CD clock frequency and when changing DDI clock frequency during a mode set.

The following sequences are not used on their own. They are called as part of other sequences which change the display clock frequencies.

# **Sequence Before Frequency Change**

- This sequence requests the power controller to raise voltage to the maximum
- 1. Ensure any previous GT Driver Mailbox transaction is complete.
- 2. Write GT Driver Mailbox Data Low = 0x00000003.
- 3. Write GT Driver Mailbox Data High = 0x00000000.
- 4. Write GT Driver Mailbox Interface = 0x80000007.
- 5. Poll GT Driver Mailbox Interface for Run/Busy indication cleared (bit 31 = 0).
  - Timeout after 150 us. Do not change CD clock frequency if there is a timeout.
- 6. Read GT Driver Mailbox Data Low, if bit 0 is 0x1, continue, else go to step 2.
  - If the condition in step 6 is not satisfied after cycling through steps 2-6 for 3 ms (typically <200 us), timeout and fail and do not change clock frequency.



## **Sequence After Frequency Change**

- This sequence requests the power controller to set the voltage to the selected level. The power controller may choose to keep the voltage higher to accommodate other users outside of display.
- 1. Write GT Driver Mailbox Data Low with the voltage level selection, following the table above.
  - For Level 0, write 0x00000000.
  - For Level 1, write 0x0000001.
  - For Level 2, write 0x00000002.
  - For Level 3, write 0x00000003.
- 2. Write GT Driver Mailbox Data High = 0x00000000.
- 3. Write GT Driver Mailbox Interface = 0x80000007.
  - There is no need for display software to wait for the voltage to adjust.

#### **Resets**

#### NDE\_RSTWRN\_OPT

The north and south display engines are reset by PCI Function Level Resets (FLR) and the chip level resets.

An FLR for Bus:Device:Function 0:2:0 resets the north and south display engines and audio codec and most of the related MMIO, PCI, and I/O configuration registers.

Display configuration registers that are reset by both the chip level reset and by FLR are marked as using the "soft" reset in the programming specification.

Display configuration registers that are reset only by the chip level reset and *not* by FLR are marked as using the "global" reset in the programming specification.

The south display engine runs panel power down sequencing (if configured to do so) before resetting.

# intel

# **Shared Functions**

# **Display Interrupts**

DISPLAY\_INT\_CTL

**DE Pipe Interrupt Definition** 

**DE Port Interrupt Definition** 

**DE HPD Interrupt Definition** 


**DE Misc Interrupt Definition** 

**Audio Codec Interrupt Definition** 

**INTERRUPT Structure** 

## **Interrupt Flow**

#### First Level Interrupts in Display





- 1. For every first level interrupt bit
  - a. The interrupt event comes into the interrupt handling logic.
    - There may be more levels of interrupt handling behind each event. For example, the PCH Display interrupt event is the result of the SDE interrupt registers.
  - b. The interrupt event goes to the Interrupt Status Register (ISR) where live status can be read back.
    - The live status is mainly useful for hotplug interrupts where it gives the live state of the hotplug line.
    - The live status is not useful for pulse interrupt events due to the short period that the status will be present.
  - c. The interrupt event is ANDed with the inverted Interrupt Mask Register (IMR) to create the unmasked interrupt.
  - d. The unmasked interrupt rising edge sets the sticky bit in the Interrupt Indentity Register (IIR).
    - The IIR can be cleared by writing a 1 to it.
    - The IIR can queue up to two interrupt events. When the IIR is cleared, it will set itself again if a second event was stored.
  - e. The sticky interrupt is ANDed with the Interrupt Enable Register (IER) to create the enabled interrupt.
- 2. All enabled interrupts are then ORed by category (Pipe, Audio, etc.) to create a category interrupt which is then visible in one of the Display Interrupt Control Register (DISPLAY\_INT\_CTL) pending category bits.
- All pending interrupts are then ORed to create the display combined interrupt.
- 4. The display combined interrupt is ANDed with the Display Interrupt Enable (DISPLAY\_INT\_CTL Bit 31) to create the display enabled interrupt.
- 5. The display enabled interrupt then goes to graphics interrupt processing before eventually creating an interrupt message which will reach the OS.

A Function Level Reset (FLR) or Warm Reset will reset all display interrupt logic, causing the display enabled interrupt to de-assert which can cause the MSI or line interrupt to de-assert.

#### **MBus**

MBUS\_ABOX\_CTL
MBUS\_BBOX\_CTL
MBUS\_DBOX\_CTL
MBUS\_UBOX\_CTL



# MBus programming during display Initialization

The MBus credits should be setup once with the following default values during the display initialization.

```
MBUS_ABOX_CTL -> BT Credits Pool1 = 16

MBUS_ABOX_CTL -> BT Credits Pool2 = 16

MBUS_ABOX_CTL -> B Credits = 1

MBUS_ABOX_CTL -> BW Credits = 1
```

Program credits in MBUS\_ABOX\_CTL

The following programming must be done when enabling each pipe as a part of *configure other pipe settings* in the *Enable Planes, Pipe, and Transcoders* sequence.

```
MBUS_DBOX_CTL for this pipe -> A Credits = 2

MBUS_DBOX_CTL for this pipe -> BW Credits = 2

MBUS_DBOX_CTL for this pipe -> B Credits = 12
```

# **DGunit Registers (DGR)**

Address	Name
03000h	IOMMU_DEFEATURE_CAPECAPDIS
03004h	IOMMU_DEFEATURE_TLBDIS
03008h	IOMMU_DEFEATURE_PWSWTRDIS
0300Ch	IOMMU_DEFEATURE_MISCDIS
03010h	IOMMU_DEFEATURE_PWRDNOVRD
030B0h	GT_RELOAD_FLUSH
030C0h	GT_FLUSH_BCLD_ACK
04CD8h	PRMRR_BASE_LSB
04CDCh	PRMRR_BASE_MSB
04CE0h	PRMRR_MASK_LSB
04CE4h	PRMRR_MASK_MSB
100000h - 1000F8h	FENCE_LSB
100004h - 1000FCh	FENCE_MSB
100100h	DPFC_CONTROL_SA
100104h	DPFC_CPU_FENCE_OFFSET
101000h	TILECTL
101008h	GFX_FLSH_CNT
102000h	BIOS2DRIVER Scratch0
102004h	BIOS2DRIVER Scratch1
102008h	BIOS2DRIVER Scratch2



Address	Name
10200Ch	BIOS2DRIVER Scratch3
102010h	BIOS2DRIVER Scratch4
102014h	BIOS2DRIVER Scratch5
102018h	BIOS2DRIVER Scratch6
10201Ch	BIOS2DRIVER Scratch7
108000h	TOLUD_REG
108040h	GMCH Graphics Control
108080h	TOUUD_LSB
108084h	TOUUD_MSB
1080C0h	DSMBASE
108100h	GSMBASE
108140h	Base of DMA Protected Range
108300h	MGCMD
108340h	MEMRR_BASE_LSB
108344h	MEMRR_BASE_MSB
108380h	MEMRR_MASK_LSB
108384h	MEMRR_MASK_MSB
120004h	GTACK
120010h	EDRAMCAP
120800h	MAILBOX0
120804h	MAILBOX1
120808h	MAILBOX2
12080Ch	MAILBOX3
124810h	FLT_RPT0
124814h	FLT_RPT1
124818h	FLT_RPT2
12481Ch	FLT_RPT3
124820h	PPRO
124824h	PPPR
124830h	RTADDR_LSB
124834h	RTADDR_MSB



# **Fuses and Straps**

FUSE\_STATUS

**DFSM** 


**DSSM** 

**DFSDONE** 

# **Render Response**

Structure		
Display Engine Render Response Message Definition		
DE_RRMR		
DE_RR_DEST		





\*For Vblank events, destination select is configured in DE\_RR\_DEST to direct the event to RCS, BCS, or both at once.

For MMIO triggered flip done events, destination select is configured in PLANE\_SURF Ring Flip Source to direct the event to either RCS or BCS.

For ring (AKA message) triggered flip done events, destination select is configured automatically by decoding whether the flip came from BCS or RCS.

Older documentation refers to RCS as CS.

# **Hot Plug Detection**

This section describes hot plug detection.

# **Type C Port Hot Plug Detection**

HOTPLUG\_CTL



These registers are used for detecting hot plug on thunderbolt or type C (DP alternate). They will generate interrupts in DE\_HPD\_INTERRUPT. HOTPLUG\_CTL has the status bits to indicate if long or short pulses are detected. Do not use the interrupt ISR for finding the live connect state. It can become out of sync with the typeC sub-system after some power states and resets. Instead, use DFLEXDPSP TC Live State fields.

The south display hot plug detection registers are used for detecting hot plug for combo PHY ports and type C ports with non-type C connectors (legacy or static configuration).

# **HPD Interrupt Sequence**

- This sequence is for identifying each type of hotplug. Follow interrupt documentation for how interrupt service routine should enable, disable, and clear interrupts.
- 1. Display interrupt received and DISPLAY\_INT\_CTL shows source of the interrupt is DE HPD Interrupts pending (north display HPD)
- 2. Read DE\_HPD\_INTERRUPT IIR to find if source port type is thunderbolt or typeC (DP alternate)
- 3. Read <port type, TBT for thunderbolt, TC for DP alternate>\_HOTPLUG\_CTL to find the HPD Status
  - Long pulse, short pulse, both, or none
- 4. If long pulse or both
  - 1. Read PORT\_TX\_DFLEXDPSP TC Live State to find the live state
    - Long pulse with live state = 1 indicates a connect
    - Long pulse with live state = 0 indicates a disconnect
    - If the register read returns all 1s, then typeC subsystem has powered down, which indicates nothing is connected.
  - 2. Follow the TypeC Programming connect flow or disconnect flow
- 5. If short pulse and not HDMI
  - 1. Query the panel and then proceed as required by panel

#### **Resets and Power States**

Hotplug interrupts can be missed around resets and power states. When coming out of any state where HPD interrupts can be missed (cold boot, warm reset, S3/S4, DC9, Function Level Reset, handoff between VBIOS/GOP/EFI and driver, etc.) use the following sequence to enable HPD interrupts and find if any previous HPD was missed and needs to be serviced.

- Enable HOTPLUG\_CTL and configure interrupt related registers so that HPD interrupts will be received.
- 2. If HPD interrupt received after step 1, handle it as usual and abort the remaining steps for that port.
- 3. Process live state for each typeC port.
  - Read PORT\_TX\_DFLEXDPPMS DPPMSTC, PORT\_TX\_DFLEXDPCSSS DPPMSTC, and PORT\_TX\_DFLEXDPSP TC Live State.
  - If any of the PORT\_TX register reads returns all 1s, then typeC subsystem has powered itself down, which indicates nothing is connected.
  - Process connect or disconnect as per truth table, abort if HPD interrupt is received for this port and handle the disconnect/connect requested by the HPD.

The table below illustrates the next steps based on the live state and connection state.



DPSP TC Live State	DPPMS DPPMSTC	DPCSSS DPPMSTC	IOM State	Software Next Steps
00	0	0	Disconnect complete	Do nothing right now. IOM will send HPD if something is needed.
00	1	0	IOM action pending	Do nothing right now. IOM will send HPD if something is needed.
01	1	0	DP-alt connect pending	Follow connect flow for DP alternate.
01	1	1	DP-alt connect complete	Follow connect flow for DP alternate from the step after DPCSSS DPPMSTC is set to 1.
00	1	1	DP-alt disconnect pending	Follow disconnect flow for DP alternate.
10	х	х	TBT connect complete	Follow connect flow for thunderbolt.
00	0	1	Invalid	Follow disconnect flow for DP alternate.
01	0	0	Invalid	Do nothing right now
01	0	1	Invalid	Follow disconnect flow for DP alternate.
11	х	х	Invalid	Follow disconnect flow for DP alternate.

Refer to the TypeC Programming page for details on signaling between IOM and display driver.

# **Arbiter**

Arbiter
ARB_CTL
ARB_CTL2
PIPE_ARB_CTL
DROB_CTL

# **Data Buffer**

DBUF\_CTL
DBUF\_ECC\_STAT

# **Miscellaneous Shared Functions**

DOUBLE\_BUFFER\_CTL
UTIL\_PIN\_CTL
UTIL\_PIN\_BUF\_CTL
AUDIO\_PIN\_BUF\_CTL
HDPORT\_STATE



#### **Central Power**

#### **SAGV**


System Agent Geyserville (SAGV) dynamically adjusts the system agent voltage and clock frequencies depending on power and performance requirements. SAGV impacts display engine in two ways. SAGV Qclk point selections can limit the system memory bandwidth to display. SAGV transitions can temporarily block display engine access to system memory. Display software must restrict the SAGV Qclk point selection to control the bandwidth availability and setup watermarks to tolerate the temporary memory block.

#### **SAGV Point Selection**

## **Setup**

Find the memory bandwidth availability for display. The results can be cached so that the flow does not have to be rerun.

The driver does not have to use the mailbox if it has other ways of finding the memory and QGV point info.





- 1. Driver reads memory subsystem (MEM SS, MemSS) configuration information from Pcode using the GT Pcode mailbox command MAILBOX\_GTDRIVER\_CMD\_MEM\_SS\_INFO, first reading the global info and number of Qclk GV (QGV) points, then reading QGV info for each QGV point.
  - Described in the Mailbox Commands section
- 2. Driver uses the mailbox info to calculate the available memory bandwidth for each QGV point and number of enabled planes.
  - Described in the Available Bandwidth Calculation section


There are cases where the highest numbered GV point allows less bandwidth for display than a lower point.

Overclocking reprogramming of memory parameters dynamically (system running without a reboot when changes are applied) can result in a display underrun since the display driver will not know that the configuration has changed.

#### Runtime

Adjust the allowed GV points to match display configuration changes.

# intel



- 1. Before changing display configuration in a way that impacts required bandwidth or number of planes, driver calculates the new bandwidth requirement.
  - Calculation described in the Required Bandwidth Calculation section.
  - Each plane enabled with a planar YUV format counts as 2 enabled planes.
- 2. Driver finds which GV points supply enough available bandwidth to meet the required bandwidth and which GV points do not supply enough and must be restricted (masked off).
  - At least one GV point must always remain unmasked. The point providing the highest bandwidth for display must always remain unmasked.
  - Each cycle through this sequence can only mask or unmask points, not both. Doing both does not give a safe point to transition through for changing the display configuration.
  - If no GV point will provide enough bandwidth, then the display configuration must be constrained to fit within the available bandwidth.



- If driver has lost track of what was previously masked off, it can mask off all but the highest bandwidth point to get to a known safe setting, then cycle through the full sequence again to set the correct mask.
- To disable SAGV when watermarks do not meet the SAGV block time requirement, mask off all the GV points except for the point providing the highest bandwidth for display. To reenable SAGV, unmask all of the GV points that meet the bandwidth requirements for display. See the Watermark Calculations section for more info.
- 3. If no change in GV point masking, exit
- 4. If unmasking GV points
  - 1. Driver changes the display configuration.
  - 2. Driver waits for the configuration to be updated (typically at the next vertical blank). Driver can wait even longer, but should eventually complete unmasking in order to let GV move between points to give more optimal power and performance.
- 5. Driver uses GT Pcode mailbox command MAILBOX\_GTDRIVER\_CMD\_SAGV\_DE\_MEM\_SS\_CONFIG to send Pcode the Qclk GV bitmask of restricted points and polls by repeatedly issuing the command with the same bitmask until receiving the acknowledge with Qclk point safe or hitting a timeout after 1 millisecond.
  - Command described in the Mailbox Commands section
  - Pcode adjusts Qclk GV
    - 1. Pcode performs needed changes to ensure that all future transitions will be performed to the allowed states only.
    - 2. If pcode currently resides in a Qclk point which is restricted, it issues a Qclk GV transition to an allowed state.
    - 3. Pcode responds to the mailbox with Qclk point safe.
- 6. If masking GV points
  - 1. Driver changes the display configuration

All Qclk points are unrestricted by default until driver requests otherwise or BIOS disables SAGV.

Pcode will reset the bitmask from display on the graphics device function level reset (FLR).

The BIOS mailbox for SAGV gets precedence over Display Mailbox for GV request.

Display driver must allow at least one QGV point at all times. Driver must not mask off all the points.

Display driver must wait for the previous GV point restriction to finish before starting a new restriction.

#### **Legacy Behavior**

The legacy command MAILBOX\_GTDRIVER\_CMD\_DE\_LTR\_SETTING has the effect of masking off all but the highest numbered QGV point. The command continues to be supported and can be used as a limited alternative to MAILBOX\_GTDRIVER\_CMD\_SAGV\_DE\_MEM\_SS\_CONFIG. The highest numbered QGV point is not always the highest bandwidth for display, and masking off more QGV points than necessary is not optimal for power and performance, so the legacy command is of limited use and should be phased out by newer software. Eventually a future project may de-feature the legacy command.



#### **Mailbox Commands**

#### **Mailbox Access Routine**

- 1. Ensure any previous GT Driver Mailbox transaction is complete
- 2. Write GT Driver Mailbox Data0=<request data 31:0> and GT Driver Mailbox Data1=<request data 63:32>
- Write GT Driver Mailbox Interface RUN\_BUSY=1, PARAM2=<parameter2>, PARAM1=<parameter1>, COMMAND=<command>
- 4. Poll GT Driver Mailbox Interface for RUN\_BUSY==0
  - Timeout and fail after 150 us
  - COMMAND encodings
    - 00h = Success
    - 03h = Illegal data, all QGV points masked off, or out of bound QGV point index
    - 04h = Illegal subcommand
    - 06h = Mailbox locked (BIOS loading not done or QGV points not programmed or BIOS has only enabled a single QGV point)
    - 11h = Rejected (BIOS overriding the QGV selection)
- 5. Read GT Driver Mailbox Data0=<response data 31:0> and Data1=<response data 63:32>

### MAILBOX GTRDIVER CMD MEM SS INFO

This mailbox command provides the MemSS information requested by display. Pcode collates this information from MemSS registers, parses display relevant information and passes it to display on query. It contains subcommands selected through the field PARAM1[15:8] of the INTERFACE register.

### MAILBOX\_GTRDIVER\_CMD\_MEM\_SS\_INFO\_SUBCOMMAND\_READ\_GLOBAL\_INFO

Subcommand used to read MemSS global configuration.

Mailbox COMMAND=0xD and PARAM1=0x0

<b>Response Data Bits</b>	Description
3:0	DDR Type; 0:DDR4, 1:DDR5, 2:LPDDR5, 3:LPDDR4, 4:DDR3, 5:LPDDR3
7:4	Number of populated channels
11:8	Number of enabled QGV points

If SAGV is fused disabled, BIOS should configure SAGV such that only 1 point will be reported.

### MAILBOX\_GTRDIVER\_CMD\_MEM\_SS\_INFO\_SUBCOMMAND\_READ\_QGV\_POINT\_INFO

Subcommand used to read QGV point related timing info. Input is the QGV index following the number of enabled QGV points from the global configuration. Out of bounds QGV index results in error code MAILBOX\_GTDRIVER\_CC\_ILLEGAL\_DATA error.



Mailbox COMMAND=0xD and PARAM1=0x1 and PARAM2=<QGV index, counting from 0>

<b>Response Data Bits</b>	Description
15:0	Dclk in multiples of 16.6666 MHz
23:16	TRP in DCLKs
31:24	tRCD in DCLKs
39:32	TRDPRE in DCLKs
48:40	TRAS in DCLKs

Pcode reports the maximums values from across multiple memory channels.

# MAILBOX\_GTDRIVER\_CMD\_SAGV\_DE\_MEM\_SS\_CONFIG

This mailbox command provides pcode with the bitmap containing the list of allowed Qclk operation points. Value of 1 in the mask is restricting the associated GV point.

Mailbox COMMAND=0xE

<b>Request Data Bits</b>	Description
0	Restricted QGV point 0
1	Restricted QGV point 1
2	Restricted QGV point 2
3	Restricted QGV point 3
4	Restricted QGV point 4
5	Restricted QGV point 5
6	Restricted QGV point 6
7	Restricted QGV point 7
63:8	Reserved, must program all 0s

The response data indicates when a safe Qclk point has been reached.

Response Data Encoding	
0x0 = Request accepted. Qclk point safe.	
0x1 = Request accepted. Qclk point not safe yet. Poll agair	n.



The response command indicates if there were any errors.

#### **Response COMMAND Encoding**

00h = Success

03h = Illegal data or all QGV points masked off

06h = Mailbox locked (BIOS loading not done or QGV points not programmed or BIOS has only enabled a single QGV point)

11h = Rejected (BIOS overriding the QGV selection)

Pcode will quickly respond to accept the request, then take up to 1 millisecond (typically 100-200us) to move to a safe point. Driver has to poll Pcode with repeated

MAILBOX\_GTDRIVER\_CMD\_SAGV\_DE\_MEM\_SS\_CONFIG commands (with unchanged request data field) to find when the move to the safe point is complete.

#### MAILBOX\_GTDRIVER\_CMD\_DE\_LTR\_SETTING (Legacy Command)

This mailbox command is the legacy method for disabling Qclk SAGV. It requests Pcode to move to the highest numbered enabled Qclk GV point and then hold there, equivalent to masking off all but one QGV point.

Mailbox COMMAND=0x21

<b>Request Data Bits</b>	Description		
2:0	EL_THLD LTR Override:		
	0 = Disable Qclk GV		
	3 = Enable Qclk GV		
3	Interlace Override: Unused must program with 0		
4	VGA Override: Unused must program with 0		
63:5	Reserved: Must program all 0s		

The response data indicates when a safe Qclk point has been reached.

Response Data Encoding				
0x0 = Request accepted. Qclk point not safe yet. Poll again.				
0x1 = Request accepted. Qclk point safe.				

Pcode will quickly respond to accept the request, then take up to 1 millisecond (typically 100-200us) to move to a safe point. Driver has to poll Pcode with repeated MAILBOX\_GTDRIVER\_CMD\_DE\_LTR\_SETTING commands (with unchanged request data field) to find when the move to the safe point is complete.



#### **Available Bandwidth Calculation**

This calculates the memory bandwidth available for display at each GV point and number of enabled planes.

InitializeBandwidthAndPlanes populates arrays with the bandwidth and number of planes that can be enabled in several groupings for each GV point.

CalculateMaxBW returns the bandwidth available for a specified number of enabled planes and GV point.

```
\#define MIN(a, b) (a < b ? a : b)
\#define MAX(a, b) (a > b ? a : b)
inline int divide roundup(int n, int d) {
  return (n + d - 1) / d;
struct PCODE GLOBAL INFO
  uint32 t DdrType : 1;
  uint32 t Reserved : 3;
  uint32 t NumOfPolulatedChannels : 4;
  uint32 t NumOfEnabledQgvPoints : 4;
  uint32 t NumOfEnabledPsf0Points : 4;
PCODE GLOBAL INFO PcodeGlobalInfo();
struct PCODE QGV POINT
{
  uint32_t Dclk : 16; // in 16.66666MHz units
  uint32 t tRP : 8; // In DCLKs
  uint32 t tRCD : 8; // In DCLKs
  uint32 t tRDPRE : 8; // In DCLKs
  uint32 t tRAS : 9; // In DCLKs
};
PCODE QGV POINT PcodeQgvPoint(int point);
// Number of plane groups.
#define NUM GROUPS 6
// Max number of Qclk GV points
#define NUM SAGV POINTS 4
// These state variables should be stored in a device context. The initialize function will
generate the records
int g22 deratedbw[NUM SAGV POINTS][NUM GROUPS];
int h24 maxplanes[NUM GROUPS];
// Query pcode to find out the memory timings for each of the SAGV points and initialize the
state variables above.
void InitializeBandwidthAndPlanes()
  int c3 derating = 10;
  int c2 ipqdepthpch = 16;
                                   // %
  int c25 deprogbwpclimit = 60;
  int g4 numchannels;
  // The following require the appropriate SAGV timings, however they can be precalculated
for each of the SAGV points
  int g3 clk[NUM SAGV POINTS];
  int g7_tRP[NUM_SAGV_POINTS];
  int q8 tRCD[NUM SAGV POINTS];
  int g10 tRDPRE[NUM SAGV POINTS];
```

# intel

```
int gl1 tRC[NUM SAGV POINTS];
   PCODE GLOBAL INFO mem global info = PcodeGlobalInfo(); // Result of mailbox command to find
the global memory configuration.
   g4_numchannels = mem_global_info.NumOfPolulatedChannels;
   MEM TYPE mem type = (MEM TYPE) mem global info.DdrType;
   for (uint32 t sagv = 0; sagv < NUM SAGV POINTS; sagv++)</pre>
     if (sagv < mem global info.NumOfEnabledQgvPoints)</pre>
       PCODE QGV POINT gv point info = PcodeQgvPoint(sagv); // Result of mailbox command to
find each Qclk GV point.
       g3 clk[sagv] = (16667 * gv point info.Dclk) / 1000;
       g7 tRP[sagv] = gv point info.tRP;
       g10_tRDPRE[sagv] = gv_point_info.tRDPRE;
       g11_tRC[sagv] = gv_point_info.tRP + gv_point_info.tRAS;
       g8_tRCD[sagv] = gv_point_info.tRCD;
     else
       // Initialize any undefined GV points to zero
       g3_{clk[sagv]} = 0;
      g7 tRP[sagv] = 0;
      g10 tRDPRE[sagv] = 0;
      g11 tRC[sagv] = 0;
       g8 \ tRCD[sagv] = 0;
   }
   // Detect the maximum clock from the SAGV points
   int clk max = 0;
   for (uint32_t sagv = 0; sagv < NUM_SAGV_POINTS; sagv++)</pre>
     clk max = MAX(clk max, g3 clk[sagv]);
   // Divide the channels by 2 or 4 depending on the tiling format. If any plane is or can be
Y tile,
   // we have to assume all planes are Y tile for the purposes of these calculations.
   int g5_deinterleave = divide_roundup(g4_numchannels, isYtile() ? 4 : 2);
   // Project specific config
   int c4 deBurst;
   int c14 displayrtids;
   int c24_deprogbwlimit;
   int g9 tBL;
   int c7_mpagesize;
   c4_{deBurst} = 8;
   c7 mpagesize = 16;
   c24 deprogbwlimit = 16;
   c14 displayrtids = 128;
   g9 tBL = (mem type == DDR4) ? 4 : 8;
   int g14 maxdebw = MIN(c24 deprogbwlimit * 1000, (clk max * 16 * c25 deprogbwpclimit) /
100);
   int g17 ipqdepth = MIN(c2 ipqdepthpch, c14 displayrtids / g4 numchannels);
   // Figure out the max plane groups
   for (int i = 0; i < NUM GROUPS; i++)</pre>
     int g18_clpchgroup = (c4_deBurst * g5_deinterleave / g4_numchannels) « i;
     h24 maxplanes[i] = (g17 ipqdepth - g18 clpchgroup) / g18 clpchgroup;
     for (uint32 t sagv = 0; sagv < NUM SAGV POINTS; sagv++)</pre>
       int g20_{CT} = MAX(g11_{tRC}[sagv], g7_{tRP}[sagv] + g8_{tRCD}[sagv] + (g18_clpchgroup - 1) *
```



```
g9_tBL + g10_tRDPRE[sagv]);
    int g21_BW = g18_clpchgroup * 32 * g4_numchannels * g3_clk[sagv] / g20_CT;
        g22_deratedbw[sagv][i] = MIN(g14_maxdebw, ((100 - c3_derating) * g21_BW) / 100);
    }
}

// This function will return the maximum bandwidth that can be consumed by display when the specified number of planes are enabled
// at the specified SAGV point. It should be used at run time to limit the modes and the planes allowed.
int CalculateMaxBW(int numPlanes, int point)
{
    for (int i = 0; i < NUM_GROUPS; i++)
    {
        if (numPlanes > h24_maxplanes[i])
        {
            return g22_deratedbw[point][i];
        }
        return 0;
}
```

#### **Required Bandwidth Calculation**

For each pipe {

For each plane enabled on the pipe { // cursor can be ignored

Plane bandwidth MB/s = pixel rate MHz \* source pixel format in bytes \* plane down scale amount \* pipe down scale amount

Total display bandwidth MB/s = Total display bandwidth + Plane bandwidth

}

}

Note on planar formats: The NV12 format counts as 2 planes of 2 Bpp each. The P01x formats count as 2 planes of 4 Bpp each. Vertical sub-sampling does not reduce this calculation because the bandwidth has to be counted over a few microsecond period.

# **Frame Buffer Compression**

## **FBC Registers**

```
FBC_CFB_BASE

FBC_CTL

DPFC_CONTROL_SA

DPFC_CPU_FENCE_OFFSET
```



#### **FBC Overview**

Frame Buffer Compression (FBC) gives a lossless compression of the display frame buffer to save power by reducing system memory read bandwidth and increasing the time between display engine reads to system memory.

FBC is only available on specific plane(s), depending on project. See FBC\_CTL for details. FBC compresses pixels for the plane(s) it is attached to as they are displayed. The compressed data is written into the Compressed Frame Buffer (CFB) in graphics data stolen memory. The compressed data is then read the next time the same line needs to be displayed. Changes to the display front buffer (currently displayed memory surface) through host aperture (GMADR) tiling fences (on projects that support that), render (RCS), and blitter (BCS) are tracked and cause the compressed lines to be invalidated and recompressed. Flips or changes to plane size and panning cause the entire buffer to be recompressed (nuke).

# **FBC Compression Limit**

The FBC compression limit reduces the size of the Compressed Frame Buffer (CFB) by limiting which lines will be compressed. This is used when the graphics stolen memory available for the FBC CFB is smaller than the size of the original uncompressed frame buffer. There is also a FBC compressed vertical limit, listed in FBC\_CTL, which is the maximum number of lines FBC can compress. Lines beyond the vertical limit do not need to be accounted for in the CFB size.

When the compression limit is 1:1, every line is written to the CFB, so the CFB width is the same as the original uncompressed frame buffer.

When the compression limit is 2:1, only lines that compress to 1/2 their original size will be written to the CFB, so the CFB width can be 1/2 the original uncompressed frame buffer.

When the compression limit is 4:1, only lines that compress to 1/4 their original size will be written to the CFB, so the CFB width can be 1/4 the original uncompressed frame buffer.

CFB size = ((Stride of plane uncompressed surface / FBC compression limit) \* MIN(FBC compressed vertical limit, plane vertical source size)

# **FBC Programming Overview**

- 1. Set up the compressed frame buffer.
  - The compressed buffer resides in graphics data stolen memory.
  - The stolen memory must be contiguous and un-cached.
  - The stolen memory needed for compressed frame buffer must be greater or equal to CFB size (calculation above).
  - Manage the compressed buffer size at run-time by balancing other graphics memory needs with the FBC allocation, and implement appropriate memory needs prioritization schemes.
- 2. Tracking for CPU host front buffer modifications
  - CPU Host Front Buffer Tracking sequence below
- 3. Tracking for display front buffer rendering



- Render Tracking sequence below
- 4. Tracking from display front buffer BLTs
  - Blitter Tracking sequence below

LRI commands to display address 0x50380 MSG\_FBC\_REND\_STATE are used as part of the render and blitter tracking. Those LRIs must be followed SRM commands to the same address.

LRI to address 0x50380 MSG\_FBC\_REND\_STATE with data 0x00000004 tells FBC to nuke and invalidate the entire compressed buffer.

## **Render Tracking With Nuke**

- Software must send the nuke LRI after each render to the display front buffer
- 1. Render commands that touch the display front buffer
  - a. Render submission
  - b. PIPE\_CONTROL
  - c. LRI to address 0x50380 MSG\_FBC\_REND\_STATE with data 0x00000004 (nuke)
  - d. SRM to read address 0x50380 MSG\_FBC\_REND\_STATE and store to a scratch page
- 2. More render commands that touch the display front buffer
  - a. Render submission
  - b. PIPE CONTROL
  - c. LRI to address 0x50380 MSG\_FBC\_REND\_STATE with data 0x00000004 (nuke)
  - d. SRM to read address 0x50380 MSG\_FBC\_REND\_STATE and store to a scratch page
- 3. Render commands that do not touch the display front buffer
  - a. Render submission
  - b. PIPE\_CONTROL

### **Blitter Tracking With Nuke**

- Software must send the nuke LRI after each BLT to the display front buffer. Never set 221d0h bit 3 (Address Valid for FBC).
- 1. BLT commands that touch the display front buffer
  - a. BLT submission
  - b. MI\_FLUSH\_DW
  - c. LRI to address 0x50380 MSG\_FBC\_REND\_STATE with data 0x00000004 (nuke)
  - d. SRM to read address 0x50380 MSG\_FBC\_REND\_STATE and store to a scratch page
- 2. More BLT commands that touch the display front buffer
  - a. BLT submission
  - b. MI\_FLUSH\_DW
  - c. LRI to address 0x50380 MSG\_FBC\_REND\_STATE with data 0x00000004 (nuke)



- d. SRM to read address 0x50380 MSG\_FBC\_REND\_STATE and store to a scratch page
- 3. BLT commands that do not touch the display front buffer
  - a. BLT submission
  - b. MI\_FLUSH\_DW

## **CPU Host Front Buffer Tracking**

Host tracking must be setup by software, then hardware will track FBC line invalidations to the specified fence in the graphics aperture.

- 1. Program Y offset from the CPU fence to the Display Buffer base in DPFC\_CPU\_FENCE\_OFFSET.
- 2. Program CPU fence ID and enable CPU fence tracking in DPFC\_CONTROL\_SA.

Disable CPU Fence tracking in DPFC\_CONTROL\_SA if no tiling fence is mapped to display buffer.

# **Display Plane Enabling with FBC**

- FBC has to be enabled after the attached display plane is enabled.
- This is the general sequence. See FBC\_CTL for any workarounds.
- 1. Enable display plane
- 2. Enable FBC as described in FBC\_CTL register

# **Display Plane Disabling with FBC**

- FBC has to be disabled at least one frame before FBC attached display plane disabling.
- This is the general sequence. See FBC\_CTL for any workarounds.
- 1. Disable FBC as described in FBC\_CTL register.
- 2. Wait for at least one start of vblank for the disable double-buffering.
- 3. Disable display plane.

#### **Watermarks**

The watermark registers are used to control the display to memory request timing. The watermarks must be programmed according to the Display Watermark Programming section.

Descri	inti	on or	Link
DESCI	pu	וט ווכ	LIIIK

WM\_PIPE, WM\_LP, and WM\_LP\_SPR have been replaced by PLANE\_WM and moved into the planes section.

WM\_MISC

**WM\_LINETIME** 

**DE\_POWER1** 

**DE\_POWER2** 



#### **DC States**

#### DC\_STATE\_EN

# **LKF1 Sequences for Power Wells**

# **Registers**

PWR\_WELL\_CTL PWR\_WELL\_CTL\_AUX PWR\_WELL\_CTL\_DDI FUSE\_STATUS

#### **Functions Within Each Well**

Except where noted, the registers for a function reside within the same power well as that function.

Note: Some views of the Bspec will show a power domain within each register definition. Those domains are incorrect.

- PG0 contains the functions for the graphics PCI device and bringing up the display
  - PCI
  - The port PLLs are in the PLL and IO/PHY/AFE power domains and require power enabling which is explained in the mode set sequences

#### **Shared Functions**

- Interrupts are in PG0, except for pipe interrupts which reside in the power wells associated with the pipes.
- MBus, except for PIPE\_MBUS\_DBOX\_CTL which reside in the power wells associated with the pipes.
- Data Buffer (DBUF) registers are in PG0, but the function is in PG1.
- Central Power, except for FBC which resides in PG1.
- Top Level GTC. DDI Level GTC is in the power well associated with each DDI.
- PG1 contains the functions for pipe A display on MIPI DSI.
  - Data Buffer (DBUF) function is in PG1, but the registers are in PG0.
  - Pipe A and associated Planes, except for VGA.
  - Transcoder DSI
  - FBC
  - DSS
  - for pipe A
- PG3 the functions for pipe B, external displays, and VGA.
  - Pipe B and associated Planes and
  - Audio

# intel

- Transcoder WD
- **VGA**. The VGA\_CONTROL register is in PG0, but requires PG3 to be enabled before VGA is enabled.
- Transcoder A-D
- DDI USBC1-2, including Aux. See note below about IOs.
- KVMR. Hardware will automatically enable PG3 for KVMR.
- PG4 contains pipe C.
  - Pipe C and associated Planes and VDSC/joining
- PG5 contains pipe D.
  - Pipe D and associated Planes and VDSC/joining
- The port PLLs and IOs and Aux IOs are in the IO/PHY/AFE power domains and require power enabling which is explained in the mode set sequences.

# **Enable Sequence**



Power wells must be enabled sequentially, and no intermediate power well can be skipped.

- PG0 is controlled by the CPU power controller and will be automatically enabled any time software accesses display
- 2. PG1 is enabled using
- To turn on PipeB, PG1 must be turned on and then do the following to turn on PG3
  - a. Enable PWR\_WELL\_CTL Power Well 3 Request
  - b. Wait for PWR\_WELL\_CTL Power Well 3 State == Enabled, timeout after 20 us



- c. Wait for FUSE\_STATUS FUSE PG3 Distribution Status == Done, timeout after 20 us
- 4. To turn on PipeC, PG1 and PG3 must be turned on and then do the following to turn on PG4
  - a. Enable PWR\_WELL\_CTL Power Well 4 Request
  - b. Wait for PWR\_WELL\_CTL Power Well 4 State == Enabled, timeout after 20 us
  - c. Wait for FUSE\_STATUS FUSE PG4 Distribution Status == Done, timeout after 20 us
- 5. To turn on PipeD, PG1, PG3 and PG4 must be turned on and then do the following to turn on PG5
- a. Enable PWR\_WELL\_CTL Power Well 5 Request
- b. Wait for PWR\_WELL\_CTL Power Well 5 State == Enabled, timeout after 20 us
- c. Wait for FUSE STATUS FUSE PG5 Distribution Status == Done, timeout after 20 us

## **Disable Sequence**

Power wells have to be turned off in the reverse order of the enabling. The following sequence should be followed to disable each power well

- 1. Disable PWR\_WELL\_CTL Power Well # Request
- 2. Wait for PWR WELL CTL Power Well # State == disabled, timeout after 20 us

## **Pipe**


## **Pipe Color Gamut Enhancement**

Pipe color gamut enhancement is used to enhance display of standard gamut content on wide gamut displays. It processes the color value from before and after the pipe gamma and color space correction blocks to create the color gamut enhanced output. The typical usage is to output the pipe gamma and CSC corrected color for areas of low saturated content and the input (not gamma or CSC corrected) color for areas of high saturated content. It is not recommended to use color gamut enhancement with wide gamut inputs.

#### CGE\_CTRL

#### **CGE\_WEIGHT**

The pipe Gamma and CSC must be programmed to either the split gamma mode or gamma after CSC mode when using pipe color gamut enhancement.



The saturation level of the pipe gamma and CSC input color is detected and used to index into a look up table (LUT) containing programmable weights. The saturation values are linearly distributed across the LUT indexes from the lowest index for lowest saturation to the highest index for highest saturation.

The enhanced output color is created by using the weight value to interpolate between the input color and corrected color. See the following table of weights to amount of input or corrected color used to create the enhanced output color.

## Weighting of input and corrected colors

Weight from LUT	Amount of Input Color in Enhanced Output	Amount of Corrected Color in Enhanced Output
00 0000b (minimum)	0%	100%
00 1000b	25%	75%
01 0000b	50%	50%
01 1000b	75%	25%
10 0000b (maximum)	100%	0%



## **Example weight programming**

CGE LUT Index	CGE Weight Value Decimal	CGE Weight Value Binary	CGE Weight Percent Input Color	CGE Weight Percent Corrected Color
0 (lowest saturation)	0	00 0000b	0%	100%
1	0	00 0000b	0%	100%
2	0	00 0000b	0%	100%
3	0	00 0000b	0%	100%
4	0	00 0000b	0%	100%
5	0	00 0000b	0%	100%
6	1.6	00 0010b	5%	95%
7	3.2	00 0011b	10%	90%
8	4.8	00 0101b	15%	85%
9	6.4	00 0110b	20%	80%
10	8.64	00 1001b	27%	73%
11	12.8	00 1101b	40%	60%
12	19.2	01 0011b	60%	40%
13	25.6	01 1010b	80%	20%
14	28.8	01 1101b	90%	10%
15	32	10 0000b	100%	0%
16 (highest saturation)	32	10 0000b	100%	0%

#### **HDR**

## **High Dynamic Range (HDR)**

## **Key HDR features**

- HDR mode supports up to 3 planes in each pipe.
- Tone mapping support in planes.
- Linear blending of HDR planes.
- Linear scaling support in planes and pipes.
- Dedicated chroma upsampler to handle YUV420.
- Programmable color space convertors in planes/cursor.
- Enhanced gamma mode for PQ encoding.



#### **Hardware Capabilities**

#### FP16 Normalizer:

FP16 Normalizer normalize the pixels to -1.0 to 1.0 range. FP16 Normalizer is programed in the PLANE\_PIXEL\_NORMALIZE register. The programmed FP16 value gets multiplied with the pixel value for normalizing them. Out of band values get clamped to -1.0 to 1.0 value. The output of this block directly feeds into plane CSC block bypassing Chroma up-sampler, input CSC and de-gamma. The FP16 source content must be linear with no gamma encoding.

## Chroma up-sampler:

HDR planes have a dedicated bi-linear Chroma up-sampler for converting P0xx/NV12 source pixel formats to YUV444. Supports up to 4k resolution. Chroma up-sampler is programmed in the PLANE\_CUS\_CTL register.

CUS supports 4 different chroma siting positions that can be programmed through the initial phase. For initial phase programming, refer PLANE\_CUS\_CTL.

#### **Input CSC:**

A programmable 3x3 color space converter generally used for converting YUV content to RGB. This operates in non-linear space. Plane input CSC is programmed in the PLANE\_INPUT\_CSC\_\* registers along with the enable bit in the PLANE\_COLOR\_CTL register.

#### Plane pre-CSC Gamma:

Plane de-gamma LUT is used for linearizing HDR or SDR source content with gamma. The 128 entries LUT is uniformly spaced with additional 3 entries for 1.0,3.0 and 7.0. Plane input CSC is programmed in the PLANE\_PRE\_CSC\_GAMC\_INDEX\_ENH and PLANE\_PRE\_CSC\_GAMC\_DATA\_ENH registers along with the enable bit in the PLANE\_COLOR\_CTL register.

#### **Plane CSC:**

The programmable plane CSC can be used for color space conversion of source content to BT.2020 or panel color gamut. Plane CSC is programmed in the PLANE\_CSC\_\* registers along with the register bit in the PLANE\_COLOR\_CTL register.

#### Plane post-CSC Gamma:

In HDR mode, this block can be used for tone mapping/dynamic range adjustment of each source content to a common reference luminance range before blending. The LUT must be programmed to use "Multiply mode" in the PLANE\_POST\_CSC\_GAMC\_INDEX\_ENH, PLANE\_POST\_CSC\_GAMC\_DATA\_ENH and PLANE\_COLOR\_CTL registers.

Hardware computes the pseudo luminance of the incoming pixel using the following equation, uses it index the LUT and compute an adjustment factor 'F'. Toned mapped output R, G and B values are computed by scaling the input R, G and B channel by 'F'.

Lin = 0.25\*Red input + 0.625\*Green input + 0.125\*Blue input.

#### Plane scaling:



Plane scaling is supports both linear and non-linear scaling modes. The scaling mode is programmed in the PS\_CTRL. In HDR mode, scaling and blending operations are generally performed in linear mode.

#### **Linear Blending:**

With precision improvements, hardware supports blending in linear mode. Linear blending is enabled by programming the HDR mode bit in the PIPE\_MISC register.

#### **Cursor:**

For HDR usages, the cursor plane supports a programmable De-gamma LUT, Color Space Convertor and a Luminance scaler. Luminance scaler scales each color component by a programmed 10 bit value fractional value.

Cursor de-gamma LUT is programmed in in CUR\_PRE\_CSC\_GAMMA\_INDEX and CUR\_PRE\_CSC\_GAMMA\_DATA registers along with the enable bit in CUR\_CTL. Cursor CSC is programmed in the CUR\_CSC\_COEFF register along with the enable bit in CUR\_CTL. Luminance scaling is enabled and programmed in CUR\_COLOR\_CTL.

#### **Pipe Scaler:**

Pipe scaler supports linear scaling.

#### Pipe Gamma:

Supports a 12 bit multi-segmented gamma mode that provides high quality HDR PQ encoding. Refer to the "Pipe Palette and Gamma" page for details

#### **Pipe LDPST**

DPLC\_CTL
DPLC\_HIST\_INDEX
DPLC\_HIST\_DATA

## **Color Space Conversion**

CSC\_COEFF

**CSC COEFFICIENT FORMAT** 

CSC\_PREOFF

CSC\_POSTOFF

CSC\_MODE

DPCC\_INSTANCES\_0

OUTPUT\_CSC\_COEFF

OUTPUT\_CSC\_PREOFF

**OUTPUT CSC POSTOFF** 

The high color channel is the most significant bits of the color. The low color channel is the least significant bits of the color. The medium color channel is the bits between high and low. For example: In



RGB modes Red is in the High channel, Green in Medium, and Blue in Low. In YUV modes, V is in the High channel, Y in Medium, and U in Low.

The color space conversion registers are double buffered and are updated on the start of vertical blank following a write to the CSC Mode register for the respective pipe.

The matrix equations are as follows:

OutputHigh = (CoefficientRY \* InputHigh) + (CoefficientGY \* InputMedium) + (CoefficientBY \* InputLow)

OutputMedium = (CoefficientRU \* InputHigh) + (CoefficientGU \* InputMedium) + (CoefficientBU \* InputLow)

OutputLow = (CoefficientRV \* InputHigh) + (CoefficientGV \* InputMedium) + (CoefficientBV \* InputLow)

Example programming for RGB to YUV is in the following table:

The input is RGB on high, medium, and low channels respectively and the desired YUV output is VYU on high, medium, and low channels respectively.

Program CSC\_MODE to put gamma before CSC.

Program the CSC Post-Offsets to +1/2, +1/16, and +1/2 for high, medium, and low channels respectively.

The coefficients and pre and post offsets can be scaled if desired.

	Bt.601		Bt.709	
	Value	Program	Value	Program
RU	0.2990	0x1990	0.21260	0x2D98
GU	0.5870	0x0968	0.71520	0x0B70
BU	0.1140	0x3E98	0.07220	0x3940
RV	-0.1687	0xAAC8	-0.11460	0xBEA8
GV	-0.3313	0x9A98	-0.38540	0x9C58
BV	0.5000	0x0800	0.50000	0x0800
RY	0.5000	0x0800	0.50000	0x0800
GΥ	-0.4187	0x9D68	-0.45420	0x9E88
BY	-0.0813	0xBA68	-0.04580	0xB5E0

Example programming for YUV to RGB is in the following table:

The input is VYU on high, medium, and low channels respectively.

The output is RGB on high, medium, and low channels respectively.

Program CSC\_MODE to put gamma after CSC.

Program the CSC Pre-Offsets to -1/2, -1/16, and -1/2 for high, medium, and low channels respectively.

The coefficients and pre and post offsets can be scaled if desired.



	Bt.601 Reverse		Bt.709 Reverse	
	Value	Program	Value	Program
GΥ	1.000	0x7800	1.000	0x7800
BY	0.000	0x0000	0.000	0x0000
RY	1.371	0x7AF8	1.574	0x7C98
GU	1.000	0x7800	1.000	0x7800
BU	-0.336	0x9AC0	-0.187	0xABF8
RU	-0.698	0x8B28	-0.468	0x9EF8
GV	1.000	0x7800	1.000	0x7800
BV	1.732	0x7DD8	1.855	0x7ED8
RV	0.000	0x0000	0.000	0x0000

## **Pipe 3D LUT**

The 3D LUT is a pixel modification function which resides in the post blend color processing section of the display pipeline. It is used to apply non-linear transforms on each color component on a per pixel basis. Our LUT implementation uses a 17x17x17 three-dimensional matrix of color points, with each point holding a 30 bit pixel value (10 bpc).

3D LUT functionality is supported only in pipe A and pipe B.

LUT\_3D\_CTL

LUT\_3D\_INDEX

LUT\_3D\_DATA

**Programming** 

## **Enabling 3D LUT**

Software should follow the sequence below.

- 1. Check if the "New LUT Ready" bit is clear. If set, software must wait till the bit is clear. LUT entries must not be change the LUT entries when the "New LUT Ready" is set.
- 2. Load the desired 3D LUT entries.
- 3. Set the "Enable" and the "New LUT Ready" bits.

The LUT buffer is double buffered. When 3D LUT functionality is enabled, the hardware observes the "New LUT Ready" bit on every vblank start. If the "New LUT Ready" bit is set, hardware loads the LUT entries into its working RAM and clears the bit. The 3D LUT functionality works with programmed LUT values in the following frames until it gets disabled. When the "New LUT Ready" bit is clear, the software is allowed to modify the LUT entries.




## **Disabling 3D LUT**

1. Clear the "Enable" bit to '0'.

## **Programming 3D LUT Entries**

The LUT array is accessed by an index/data register pair. The index register is read/writable and auto-increments after each read/write to the data register. Write '0' into the index register, followed by 4913 LUT entry writes to the data register.

Each LUT 3D entry is 30 bits and programmed as R10G10B10 (msb... lsb) value in the LUT\_3D\_DATA register. Since 10 bit values are used for all 17 points, the max value programmed is limited to 1023. A 1:1 mapping should use [0, 64, 128, 192, 256, 320, 384, 448, 512, 576, 640, 704, 768, 832, 896, 960, 1023].



The LUT entries should start at A and end at C<sub>1</sub> following the sequence specified below.

```
Iterate on Red axis from 0 - 16 {
    Iterate on Green axis 0 - 16 {
        Iterate on Blue axis 0 - 16 {
            program 3D LUT entry
        }
    }
}
```



**Pipe DPST** 

Registers

DPST\_CTL


**DPST\_BIN** 

**DPST\_GUARD** 

[RegisterGroup] DPST\_INSTANCES

#### **Overview**

Display Power Savings Technology (DPST) achieves significant platform average power savings by dynamically decreasing the display backlight brightness, while increasing the pixel values in the displayed image by a corresponding factor. The goal of DPST is to provide equivalent end-user-perceived image quality at a decreased backlight power level.



DPST generates statistics (histogram) for each image frame that is sent to the display. These statistics are used to determine if, and by how much, the backlight level can be reduced, saving backlight power. In order to maintain the same image brightness, the image pixel values are increased by an amount related to the backlight level reduction.

DPST is composed of three blocks.



## **Histogram Block**

The hardware histogram block generates image statistics based on the pixel stream input. These statistics are used by the Processing block to determine how much the backlight level can be reduced.

The histogram block has the following requirements.

- Generate a histogram for each frame of display data
  - The histogram is generated based on the brightness of each pixel.
    - DPST\_CTL Histogram Mode Select selects how the brightness is determined; either HSV max(RGB<sub>in</sub>), or the luma after converting RGB<sub>in</sub> to YUV.
  - The histogram is composed of 32 bins with each bin covering a range of 8 values for 8 bit pixel component values. The first bin covers the values 0 thru 7.
    - If the pixel component values use more than 8 bits, the most significant 8 bits are used to form the histogram.
  - o Each bin value has enough bits to count every pixel within an image.
  - Enabled by DPST\_CTL IE Histogram Enable
- Two sets of histograms
  - The histogram currently being generated and a saved histogram from a previous frame.
  - The current histogram is moved to the saved histogram at the end of a frame in which a threshold event occurs.
  - Each bin of the saved histogram is readable by software.
    - 1. Clear DPST\_CTL Bin Register Function Select to TC
    - 2. Wait for vertical blank for switch to TC mode, can skip if step 1 was done more than 1 vblank previously
    - 3. Set DPST\_CTL Bin Register Index to 0
    - 4. Read DPST BIN
    - 5. If DPST\_BIN Busy Bit is 1, go to step 3
    - 6. Store DPST\_BIN Data
    - 7. Go to step 4 until all 32 bins are read
- Threshold register for comparing the histogram of the current frame to the histogram of the saved frame.
  - If any bin in the current histogram differs from the same bin in the saved histogram by more than the value in DPST\_GUARD Threshold Guardband, then a threshold event is generated at the start of vertical blank.
  - DPST\_GUARD Guardband Interrupt Delay specifies the number of consecutive frames the threshold must be exceeded before generating a threshold event.
    - This allows filtering out momentary variations from generating a threshold event.
  - o DPST\_GUARD Histogram Interrupt Enable enables the threshold event interrupt.
  - DPST\_GUARD Histogram Event Status is a sticky bit that is set with the interrupt and must be cleared to receive more histogram events.



#### **Enhancement Block**

The hardware enhancement block adjusts the pixel values sent to the display, compensating for the brightness loss due to lowering of the display backlight level.

The enhancement block has the following requirements.

- Located after the histogram block
- Enabled by DPST\_CTL IE Modification Table Enable
- Find the enhancement factor from a Look Up Table (LUT) with 33 entries
  - LUT is addressed by the 6 most significant 6 bits of either HSV max(RGB<sub>in</sub>), or the Y channel after converting RGB<sub>in</sub> to YUV.
  - DPST\_CTL IE Table Value Format selects if the enhancement factor is a 1 integer and 9 fractional bits format, or a 2 integer and 8 fractional bits format.
    - The 2 integer and 8 fractional bits format allows for brightness increases nearly to 4x, but with reduced precision.
  - The final enhancement factor is derived by interpolating between the addressed LUT entry and the next entry, using the lower bits of the input.
  - Each entry of the LUT is programmable by software.
    - 1. Set DPST\_CTL Bin Register Function Select to IE
    - 2. Wait for vertical blank for switch to IE mode, can skip if step 1 was done more than 1 vblank previously
    - 3. Set DPST\_CTL Bin Register Index to 0
    - 4. Write enhancement factor to DPST\_BIN Data
    - 5. Go to step 4 until all 33 entries are written
- The enhancement factor modifies each input pixel component value with the method selected by DPST CTL Enhancement Mode.
  - Direct lookup mode replaces the input pixel value with the enhancement factor.
  - Additive mode increases the input pixel value by the enhancement factor.
  - Multiplicative mode multiplies the input pixel value by the enhancement factor.

## **Processing Block**

The software processig block responds to the histogram threshold interrupts, determines how much the backlight level can be reduced, then sets the backlight level and programs the Enhancement block.

The Processing block has the following requirements.

- Enable or disable the hardware blocks based on OS and user control inputs.
- Respond to the histogram threshold interrupts by reading the histogram and calculating a new backlight level based on statistics from the histogram.
  - The calculation is proprietary. In general, darker images will allow greater backlight reduction, and increased power savings.

- The aggressiveness of backlight reduction can be controlled by the OS and user.
- The final backlight reduction amount must be combined with backlight level requirements set by the OS, applications, and other power saving technologies.
- Program the Enhancement block to compensate for the brightness loss due to reducing the backlight level.
  - Because the maximum RGB component value is limited, not all pixel values can be perfectly compensated.
  - The number of pixel values which cannot be perfectly compensated is a function of the aggressiveness level.
- Phase-in the backlight level change and pixel enhancement gradually, in order to avoid flickering artifacts.

## **Pipe Palette and Gamma**

The display palette provides a means to correct the gamma of an image stored in a frame buffer to match the gamma of the monitor or presentation device. Additionally, the display palette provide a method for converting indexed data values to color values for VGA and 8-bpp indexed display modes. The display palette is located after the plane blender. Using the individual plane gamma enables, the blended pixels can go through or bypass the palette on a pixel by pixel basis.

PAL\_LGC

PAL\_PREC\_INDEX

PAL\_PREC\_DATA

PAL\_GC\_MAX

PAL\_EXT\_GC\_MAX

**GAMMA\_MODE** 

PAL\_EXT2\_GC\_MAX

PRE\_CSC\_GAMC\_INDEX

PRE\_CSC\_GAMC\_DATA

PAL\_PREC\_MULTI\_SEG\_INDEX

PAL\_PREC\_MULTI\_SEG\_DATA

If any gamma value to be programmed exceeds the maximum allowable value in the associated gamma register, then the programmed value must be clamped to the maximum allowable value.

## **Programming Modes**

The display palette can be accessed through multiple methods and operate in one of four different modes as follows.



## 8 bit legacy palette/gamma mode:

This provides a palette mode for indexed pixel data formats (VGA and primary plane 8 bpp) and gamma correction for legacy programming requirements.

All input values are clamped to the 0.0 to 1.0 range before the palette/gamma calculation. It is not recommended to use legacy palette mode with extended range formats.

For input values greater than or equal to 0 and less than 1.0, the input value is used to directly lookup the result value from one of the 256 palette/gamma entries. The 256 entries are stored in the legacy palette with 8 bits per color in a 0.8 format with 0 integer and 8 fractional bits.

The legacy palette is programmable through both MMIO and VGA I/O registers. Through VGA I/O, the palette can look as though there are only 6 bits per color component, depending on programming of other VGA I/O registers.

## Direct lookup (10 bit) gamma mode:

This provides the highest quality gamma for pixel data formats of 30 bits per pixel or less.

For input values greater than or equal to 0 and less than 1.0, the input value is used to directly lookup the result value from one of the first 1024 gamma entries. The first 1024 entries are stored in the precision palette with 10 bits per color in a 0.10 format with 0 integer and 10 fractional bits.

For input values greater than or equal to 1.0 and less than 3.0, the input value is used to linearly interpolate between the 1024th and 1025th gamma entries to create the result value. The 1025th entry is stored in the PAL\_EXT\_GC\_MAX register with 19 bits per color in a 3.16 format with 3 integer and 16 fractional bits.

For input values greater than or equal to 3.0 and less than 7.0, the input value is used to linearly interpolate between the 1025th and 1026th gamma entries to create the result value. The 1026th entry is stored in the PAL\_EXT2\_GC\_MAX register with 19 bits per color in a 3.16 format with 3 integer and 16 fractional bits.

All input values are clamped to the greater than -7.0 and less than 7.0 range before the gamma calculation.

For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.

## **Interpolated gamma mode:**

This mode uses up to 515 gamma entries and the gamma output gets computed through interpolation between the neighboring LUT entries.

The gamma correction curve is represented by specifying a set of gamma entry reference points spaced equally along the curve for values between -1 and 1. For extended values there is an extended gamma entry reference point at the maximum allowed input value.



For input values greater than or equal to 0 and less than 1.0, the input value is used to linearly interpolate between two adjacent points of the first 513 gamma entries to create the result value. The first 512 entries are stored in the precision palette with 16 bits per color in a 0.16 format with 0 integer and 16 fractional bits (upper 10 bits in odd indexes, lower 6 bits in even indexes). The 513th entry is stored in the PAL\_GC\_MAX register with 17 bits per color in a 1.16 format with 1 integer and 16 fractional bits.

For input values greater than or equal to 1.0 and less than 3.0, the input value is used to linearly interpolate between the 513th and 514th gamma entries to create the result value. The 514th entry is stored in the PAL\_EXT\_GC\_MAX register with 19 bits per color in a 3.16 format with 3 integer and 16 fractional bits.

For input values greater than or equal to 3.0 and less than 7.0, the input value is used to linearly interpolate between the 514th and 515th gamma entries to create the result value. The 515th entry is stored in the PAL\_EXT2\_GC\_MAX register with 19 bits per color in a 3.16 format with 3 integer and 16 fractional bits.

All input values are clamped to the greater than -7.0 and less than 7.0 range before the gamma calculation.

For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.

To program the gamma correction entries, calculate the desired gamma curve for inputs from 0 to 3.0. The curve must be flat or increasing, never decreasing. For inputs of 0 to 1.0, multiply the input value by 512 to find the gamma entry number, then store the desired gamma result in that entry. For inputs greater than 1.0 and less than or equal to 3.0, store the result for an input of 3.0 in the 514th gamma entry.

## Multi-segmented interpolated gamma mode:


This provides the highest quality gamma for HDR with three segments, each addressing different parts of the gamma curve. The gamma output gets computed through interpolation between the neighboring LUT entries.

The gamma correction curve is represented by specifying a set of gamma entry reference points, spaced equally within each segment, along the curve for values between -1 and 1. For extended values there is an extended gamma entry reference point at the maximum allowed input value.

All input values are clamped to the greater than -7.0 and less than 7.0 range before the gamma calculation.



#### Segmented Gamma



For input values greater than or equal to 0 and less than 1.0, the input value is used to linearly interpolate between two adjacent points of the gamma entries to create the result value. The gamma entries in all segments are stored in the precision palette with 16 bits per color in a 0.16 format with 0 integer and 16 fractional bits (upper 10 bits in odd indexes, lower 6 bits in even indexes). The 513th entry is stored in the PAL\_GC\_MAX register with 17 bits per color in a 1.16 format with 1 integer and 16 fractional bits.

For input values greater than 1.0 and less than 3.0, the input value is used to linearly interpolate between the 513th and 514th gamma entries to create the result value. The 514th entry is stored in the PAL\_EXT\_GC\_MAX register with 19 bits per color in a 3.16 format with 3 integer and 16 fractional bits. For input values greater than or equal to 3.0 and less than 7.0, the input value is used to linearly interpolate between the 514th and 515th gamma entries to create the result value. The 515th entry is stored in the PAL\_EXT2\_GC\_MAX register with 19 bits per color in a 3.16 format with 3 integer and 16 fractional bits.

For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.

To program the gamma correction entries, calculate the desired gamma curve for inputs from 0 to 7.0. The curve must be flat or increasing, never decreasing. For inputs of 0 to 1.0, program the gamma segments 1, 2 and 3. For inputs greater than 1.0 and less than or equal to 3.0, store the result for an input of 3.0 in the 514th gamma entry.

The Segment 1 or the super fine segment has 9 entries covering the input range from 0 to 1/(128\*256) => [0, 1/(8\* 128\*256), 2/(8\* 128\*256) ... 1/(128\*256)] . The 9 entries of Segment 1 gamma values gets programmed using the PAL\_PREC\_MULTI\_SEG\* registers ranging from index 0 to index 17.

The Segment 2 or the fine segment has 257 entries covering the input range from 0 to 1/128 => [0, 1/(128\*256), 2/(128\*256) ... 1/128]. The Segment 2 gamma values gets programmed using the PAL\_PREC\* registers ranging from index 0 to index 510. The Segment 2 zero value is implied in hardware and is not explicitly programmed by software. Segment 2 first value is programmed in PAL\_PREC\* index 0 as shown in the figure above.

The Segment 3 or the coarse segment has 257 entries covering the input range from 0 to 1 => [0, 1/256, .... 255/256, 1.0]. The first 256 entries of Segment 3 gamma values gets programmed using the PAL\_PREC\* registers ranging from index 512 to index 1023. The 257th value (1.0) is programmed in PAL\_GC\_MAX register.

#### **Pipe Control**

PIPE\_SRCSZ

PIPE\_SCANLINE

PIPE\_SCANLINECOMP

PIPE\_MISC

PIPE\_FRMTMSTMP

PIPE\_FLIPTMSTMP

PIPE\_BOTTOM\_COLOR

PIPE FLIPCNT

PIPE\_FRMCNT

PIPE FLIPDONETMSTMP

PIPE\_MISC2

PIPE\_STATUS

## **Pixel Passthrough Operation**

For modes of operation where the input image CRC needs to match the output image CRC (i.e. the pixels need to flow through the pixel pipe unmodified from frame buffer to the port), the following programming needs to be done:

- 1. Use only a single Plane with no cursor (CUR\_CTL)
- 2. Use a fixed point, non-planar pixel format (**PLANE\_CTL**). Make sure the frame buffer format matches the port output format
- 3. Disable all color correction (i.e. CSC, Gamma, etc), Lace, Scaling, compression and dithering within the Plane and Pipe. See the other sub-sections of the Pipe/Planes chapters for more details:
  - 1. Universal Plane
  - 2. Color Space Conversion
  - 3. Pipe Color Gamut Enhancement
  - 4. Pipe Palette and Gamma
  - 5. Pipe LDPST



- 6. Pipe 3D LUT
- 7. Pipe DPST
- 8. Pipe Scaler
- 4. If the Plane that is being used (i.e. enabled) is an HDR Plane, then the HDR Mode bit within PIPE\_MISC must be set. Otherwise, the HDR Mode bit of PIPE\_MISC must be cleared.
- 5. Disable (i.e. truncate) Pixel Rounding (PIPE\_MISC)
- 6. Disable alpha (PLANE\_CTL)

## **Pipe Scaler**

Each scaler has its own set of registers.

Scaler
PS_PWR_GATE
PS_WIN_POS
PS_WIN_SZ
PS_CTRL
PS_VSCALE
PS_HSCALE
PS_VPHASE
PS_HPHASE
PS_ECC_STAT
PS_ADAPTIVE_CTRL
PS_COEF_INDEX
PS_COEF_DATA
SCALER_COEFFICIENT_FORMAT
[RegisterGroup] DPSR_INSTANCES

## **Scaler Programmed Coefficients**

Two sets of programmed coefficients are available for each scaler. The horizontal filter and vertical filter can be configured individually to use one of these 2 sets. When used for YUV planar format plane scaling, the Y and UV scalers can be configured individually to use one of the 2 sets. Scaler coefficients are accessed through their respective index and data registers following the mapping shown below.

The coefficients must be programmed in the **SCALER\_COEFFICIENT\_FORMAT**.

17 phase of 7 taps requires 119 coefficients in 60 dwords per set. The letter represents the filter tap (D is the center tap) and the number represents the coefficient set for a phase (0-16).

Coefficient Set				
Index Value Data Value Coefficient 2		<b>Data Value Coefficient 1</b>		
00h	В0	A0		
01h	D0	CO		
02h	F0	E0		
03h	A1	G0		
04h	C1	B1		
38h	B16	A16		
39h	D16	C16		
3Ah	F16	E16		
3Bh	Reserved	G16		

## **Nearest-neighbor scaling (Integer scaling ratios)**

Nearest neighbor scaling can be used to maintain the rendering intent of some classic games in integer upscaling scenarios. For enabling nearest-neighbor scaling, the scaler must be set to use "programmed" mode with the center tap (Dxx) values set to 1 and all other values set to 0. The following coefficients values must be used and the coefficients must be programmed in the **SCALER\_COEFFICIENT\_FORMAT**.

Coefficient Set				
<b>Index Value</b>	<b>Data Value Coefficient 2</b>	<b>Data Value Coefficient 1</b>		
00h	B0 = 0	A0 = 0		
01h	D0 = 1	C0 = 0		
02h	F0 = 0	E0 = 0		
03h	A1 = 0	G0 = 0		
04h	C1 = 0	B1 = 0		
38h	B16 = 0	A16 = 0		
39h	D16 = 1	C16 = 0		
3Ah	F16 = 0	E16 = 0		
3Bh	Reserved	G16 = 0		



## **Register Double Buffering**

Prior to D11, the Scaler has the following double buffer trigger points:

- 1. When the Pipe is disabled:
  - a. Any write to the PS\_CTRL register (will refer to this as Control DB trigger)
  - b. Any write to the PS\_WINSZ register (will refer to this as WinSize DB trigger)
- 2. When the Pipe is enabled:
  - a. For registers that are part of the Control DB trigger group, the DB trigger point is on the rising edge of V. Blank when double buffering is armed
  - b. For registers that are part of the WinSize DB trigger group, the DB trigger point is after the Frame Start when double buffering is armed

From D11 and onwards, the Scaler has the following double buffer trigger points:

- 1. When the Pipe is disabled:
  - a. Any write to the PS\_CTRL register (Control DB trigger)
  - b. Any write to the PS\_WINSZ register (WinSize DB trigger)
- 2. When the Pipe is enabled, the DB trigger point is on the rising edge of V. Blank when double buffering is armed and double buffering is allowed (Allow Double Buffer Update Disable = 1 in PS\_CTRL)

When the Pipe is enabled, any write to the PS\_WINSZ will arm the double buffering for the Scaler registers.

Once double buffering is armed, the disarming point is dependent on the Display generation.

- Prior to D11: Double buffering is disarmed on the next WinSize DB trigger (i.e. after Frame Start)
- D11+: Double buffering is disarmed on the next rising edge of V. Blank where double buffering is allowed

As implied above, the double buffering for each of the Scaler registers is dependent on the trigger group it is within (i.e. Control or WinSize).

Register	DB Trigger
PS_PWR_GATE	Control
PS_CTRL	Control
PS_VPHASE	WinSize
PS_HPHASE	WinSize
PS_ADAPTIVE_SET_*_CTRL	WinSize
PS_WINPOS	WinSize
PS_WINSZ	WinSize

Note that the Programmable Coefficient sets accessed through the PS\_COEF\_SET\_\*\_INDEX and PS\_COEF\_SET\_\*\_DATA registers are on the Control DB trigger.




### **Programming Sequence**

The below sequence should be followed when programming the Scaler to ensure proper double buffering:


- Configure the Scaler's Programmable Coefficient sets through PS\_COEF\_SET\_\*\_INDEX and PS\_COEF\_SET\_\*\_DATA registers, if using Programmable Coefficients
- Configure power gating control of the Scaler SSA's (PS\_PWR\_GATE), if the Scaler is not already enabled
- Enable and/or configure Scaler (PS\_CTRL), if needed
  - If the Scaler is not already enabled, the Scaler will begin the process of powering up the Scaler SSA's
  - Software doesn't have to write to this register to enable Control DB trigger registers (i.e. Programmable Coefficient sets) if the Scaler and Pipe are both enabled
- Configure initial phases (PS\_\*PHASE), adaptive control (PS\_ADAPTIVE\_SET\_\*\_CTRL), and window position (PS\_WINPOS), if needed
- Configure/write to the PS\_WINSZ
  - For pre-D11 products, the write to this register should only be done outside of the V. Blank regime if the Pipe is enabled. There are no restrictions for D11+ products
  - If Software has changed any PS\_\* register programming and the Pipe is enabled, then Software has to write to this register regardless of whether the value is changing, or not.

There are certain usage cases where an image from memory will be horizontally split across two Pipes, scaled up, and then joined at the Port/Panel. When the image is being horizontally scaled up across the seam of the split image if the Scalers within each Pipe do not have some additional pixels from the other Pipe's image, then an artifact at the seam can occur.





By adding some overlapping pixels of the split image around the seam, the Scalers within each Pipe will be able to correctly filter across the seam. At the end of the Pipe (before the image is delivered to the Port) the post-scaled overlap pixels will be dropped.





To perform the cross-seam scaling, Software will be responsible for the following:

- It will calculate the pre and post scale excesses needed for each Pipe
- It will include the pre-scale excess within the pre-scaled Horizontal image sizes (e.g. the Horizontal Source Size of the PIPE\_SRCSZ register)
- It will include the post-scale excess within the Scaler's Window Size register (PS\_WIN\_SZ)
- It will program the post-scale excess within the PIPE\_SEAM\_EXCESS register
- It will program the Horizontal Active size at the transcoder (TRANS\_HTOTAL) to be the Panel width
  - This should **not** include any seam pixels

The following sections will discuss how Software will determine the pre/post excess sizes and the initial phase needed for the Scaler processing the right-side image.

## **Location of Seam and Splitting Source Image**


When the location of an image in memory is going to cross the seam between the two Pipes, then the PLANE\_SIZE, PLANE\_POS, and PLANE\_OFFSET registers of the Planes carrying the image (one within each Pipe) will determine how that image in memory is split across the two Pipes.

#### **Seam Location**

The location of the seam is relative to the left or right side of the Pipe Source Size window where the horizontal Pipe Source Size will include the pre-scaled excess (a.k.a. Source Excess, or S<sub>excess</sub>)

H. Pipe Source Size = Target H. Pipe Source Size (S) + Source Excess (Sexcess)


For the left-side Pipe, the seam will be located on the right-side of its source window, and for the right-side Pipe, the seam will be located on the left-side of its source window.





Note that this discussion assumes symmetric horizontal Pipe Source Sizes without the source excess (i.e. S) across both Pipes. This is not a requirement, but it will be left to the reader to extrapolate the equations within this section for asymmetric S terms.

Locating the seam within an image that spans the horizontal Pipe Source Size across both Pipes (e.g. the desktop/background image) is simply a function of the Pipe. But, if a Plane image is smaller than the combined horizontal Pipe Source Sizes, then the location of the seam is dependent on the offset of the Plane within the Pipe Source Window.




So, if the addition of the Plane Position (PP) and the Full H. Plane Size (HPS) is greater than S, then the following equations define where the seam is located within the image in memory.

$$RPS = HPS - (S - PP)$$

Note that the Source Excess (Sexcess) is a constant regardless of where the Plane image is located.

## **Splitting the Image**

Now that the location of the seam is known, splitting the image across both Pipes can be performed. This is done using the PLANE\_OFFSET and PLANE\_SIZE registers.




Using the figure above as a reference, to split the image in memory across the two Pipes.

#### Left PLANE\_OFFSET:

- Starting X Position = H. Cropping Position (HCP) + 0
- Starting Y Position = V. Cropping Position (VCP) + 0

#### Left PLANE\_SIZE:

- Width = Left Plane Size (LPS) + Pre-Excess Size (Sexcess)
- Height = V. Size



#### Right PLANE\_OFFSET:


• Starting X Position = HCP + LPS - Sexcess



• Starting Y Position = VCP + 0

#### Right PLANE\_SIZE:


- Width = Right Plane Size (RPS) + Sexcess
- Height = V. Size




#### **Rotation**

The above discussion for splitting an image is when there is no rotation. If the image is to be rotated, then the programming of the PLANE\_OFFSET and PLANE\_SIZE needs to be adjusted accordingly. Since rotation is applied after the Plane Position and Size, the programming of these registers "rotates" to account for the image rotation.


If we look at an image in memory that is going to be split without rotation, the regions of the image that are sent down each Pipe is shown below. Note that the blue dot and arrow represent the post rotation origin of the image and direction of scan.



When the image is rotated by 90°, then the horizontal and vertical sizes programmed within the Plane/Pipe are swapped. So, the left and right regions swap as well.




When rotating another 90° (i.e. 180° rotation), then the left and right regions swap positions with respect to the no rotation scenario.



Finally, when the image is rotated 270° then the left and right regions swap positions with respect to the 90° rotation scenario.






Note that Software should ensure that the horizontal Plane position for the image in the right Pipe is zero (i.e. there should be no positional offset of the image with respect to the seam)

Refer to the table within the Source Image Manipulation below for a summary of the Plane offset and size programming.

#### Cursor

The mechanism that Software uses to determine the horizontal position of the Cursor across both Pipes is beyond the scope of this document. However, to explain how the Cursor is enabled/programed around the seam, this document will use a global coordinate system that spans across both Pipe source windows.




The horizontal position of the Cursor will be referred to as the global cursor position (GCP) that will span across both Pipe source windows from 0 to (2\*S)-1.



When the Cursor is outside of the seam "window" ( $S + /- S_{excess}$ ), then only one Pipe will have its Cursor enabled. As the Cursor moves into the seam window, then both Pipes will need to enable its Cursor. Determining when the Cursor is within this window is dependent on the global cursor position and the Cursor size (CS).

Global Cursor Position	Left Pipe Cursor	Right Pipe Cursor
$GCP < (S - S_{excess} - CS)$	Enabled	Disabled
$(S - S_{excess} - CS) <= GCP < (S + S_{excess})$	Enabled	Enabled
$GCP >= (S + S_{excess})$	Disabled	Enabled

The positioning of the Cursor will be dependent on where the Cursor is within the seam window. The left-side Cursor position is directly based off of the global cursor position, but the right-side Cursor is a little more involved.



The following table illustrates how to determine the Cursor position when it is crossing the seam.

Global Cursor Position Left Pipe Cursor Position Right Pipe Cursor Position



$GCP < (S - S_{excess} - CS)$	Magnitude = GCP Sign = SW determines	N/A (Disabled)
$(S - S_{excess} - CS) \le GCP < (S - S_{excess})$	Magnitude = GCP Sign = Positive	Magnitude = $S - S_{excess} - GCP$ Sign = Negative
$(S - S_{excess}) <= GCP < (S + S_{excess})$		Magnitude = GCP – S – S <sub>excess</sub>
$GCP >= (S + S_{excess})$	N/A (Disabled)	Sign = Positive

## **Calculating Pre and Post Excess Sizes**

To get an accurate sampling across the seam, the number of pre-scaled excess pixels (a.k.a. Source Excess, S<sub>excess</sub>) needs to (at a minimum) fill the number of FIR taps to the left or right of the horizontal FIR's Center Tap.

$$S_{\text{excess}} > = (\text{NUMTAPS} - 1)/2$$

Note that the Display Pipe requires an even number of line pixels, so the source excess may need to be rounded up to the next even number.


To determine the number of post-scaled excess pixels (a.k.a. Destination Excess, D<sub>excess</sub>) we can use the following equation:

$$SF_{target} = (S + S_{excess}) / (D + D_{excess})$$
  
 $D_{excess} = Round(((S + S_{excess}) / SF_{target}) - D)$ 


#### Where:

- S is the Source size in pixels per Pipe (one-based and without excess pixels)
- D is the Destination size in pixels per Pipe (one-based and without excess pixels)
- SF<sub>target</sub> is the target Scale Factor (i.e. S/D)

Note that the D<sub>excess</sub> must be a multiple of DISP\_NUMPPC since the pixel dropping logic works at that granularity.



The above illustrates the Scaler output for the left side image (seam is on the right side). As the last pixel of the left side source image moves into the center tap of the Scaler's FIR, all of the taps to the right of the center tap contain pixels from the right side source image (Pixels S to S+2). The resulting destination pixel (this is the last displayable pixel) will contain all of the necessary information from the right side of the source image. All of the pixels beyond the last pixel of the destination image are the post excess pixels and those will be dropped.






The above illustrates the Scaler output for the right side image (seam is on the left side). As the FIR progresses, the first pixel of the right side source image eventually moves into the center tap and all of the taps to the left of the center tap contain pixels from the left side source image (Pixels S-3 to S-1). All pixels up to this point are the post excess pixels that will be dropped. The resultant destination pixel when the first right side source image pixel makes it to the center pixel contains all of the necessary information from the left side of the source image.

### **Calculating Initial Phases**

To ensure the image from both Pipes appears to be scaled by a single Scaler, the horizontal initial phase for the Scaler processing the right-side image will need to be set such that the phase of the horizontal FIR of the right Scaler picks up where the horizontal FIR of the left Scaler leaves off.

When the horizontal filter starts processing a line, it will load the first source pixel of the line into the Center Tap of the FIR and then apply an initial phase from that point (note that the Scaler can only apply positive initial phases). For the right-side Scaler, the first pixel of the source line will be the left most Source Excess pixel (i.e. a pixel from the left source image). To match the phase of the horizontal FIR of the right-side Scaler at the **beginning** of its source line with the phase of the horizontal FIR of the left-side Scaler at the **end** of its source line we need to determine the phase of the left-side Scaler's horizontal FIR (D<sub>excess</sub>-1) pixels **before** it reaches the final Destination pixel (D-1).





The following equation is used to determine the phase that the right-side Scaler needs to start at.

$$P_{right} = SF_{actual} * (D - D_{excess})$$

#### Notes:

- 1. To get an accurate initial phase, need to use the actual scale factor (SF<sub>actual</sub>) that the Scaler on the left is using. Depending on configuration, this is not always the target scale factor
  - a. If the Scaler HW is calculating the Scale Factor:  $SF_{actual} = (S + [Left, Right] S_{excess}) / (D + D_{excess})$
  - b. If the Scaler HW is using the programmed Scale Factor: SF<sub>actual</sub> =
    - i. The PS\_PROG\_HSCALE register should equal the target Scale Factor (SF<sub>target</sub>)
- 2. The Scale Factor has a precision of 2.14, regardless of how it is calculated. However, HW will automatically round the Scale Factor (Software should do the same)

The absolute phase difference between the left and the right will be used as the Horizontal Initial Phase (HIP) to be applied to either the left or right side.

The side that the initial phase is applied will depend on which side is ahead of the other.

- If the left-side Scaler phase is less than or equal to the source pixel that the right-side Scaler starts at (i.e. (S S<sub>excess</sub>) P<sub>right</sub> is positive) then the HIP will be applied to the left-side Scaler
- Otherwise, the HIP will be applied to the right-side Scaler

#### Notes:

- 1. Make sure to set the Initial Phase Trip bit of PS\_HPHASE
- 2. The act of applying an initial phase will cause the image (on the left or the right) to appear to "shift". The shifting will be more evident for the left-side.


The following table illustrates an example of a 1920x1080 source image that is split across two Pipes with Pipe Source Sizes of  $960 + S_{excess}$ .

		Notes
Source Size (S)	960	Horizontal Pipe Source Size w/o S <sub>excess</sub>
Source Excess (S <sub>excess</sub> )	4	EVEN( (NUMTAPS -1)/2 )
Destination Size (D)	2576	Number of destination pixels per Pipe w/o D <sub>excess</sub>
Target Scale Factor (SF <sub>target</sub> )	0.372670807	S/D
Actual Scale Factor (SF <sub>actual</sub> )	0.372497559	HW calculated by left Scaler: $(S + S_{excess}) / (D + D_{excess})$ Result is rounded to 2.14 precision
Destination Excess (D <sub>excess</sub> )	12	ROUND(((S + S <sub>excess</sub> ) / SF <sub>target</sub> ) – D)
Initial Phase needed on Right (Pright)	955.0837402	SF <sub>actual</sub> * (D – D <sub>excess</sub> )
First Src Pixel on Right	956	S - S <sub>excess</sub>
Absolute Horizontal Initial Phase	0.9162598	(S - S <sub>excess</sub> ) - P <sub>right</sub>
Left Scaler Initial Phase	0.9162598	$(S - S_{excess}) >= P_{right}$
Right Scaler Initial Phase	0.0	$(S - S_{excess}) >= P_{right}$



### **Pillar Box Windowing**

If pillar-box borders are going to be applied by the Scaler, then Software will need to account for this across both Pipes when programming the PS\_WIN\_POS register.



As we can see from the above illustration, the left-side border is applied by the PS\_WIN\_POS programming of the left-side Scaler and the right-side border is applied by the H. Active programming of the right-side transcoder.

#### **Left Side:**

- PS WIN POS.X Position = Left side border size
- TRANS\_HTOTAL.H Active = Destination image size w/o excess (D) + Left border size

#### **Right Side:**

- PS\_WIN\_POS.X Position = 0
- TRANS\_HTOTAL.H Active = Destination image size w/o excess (D) + Right border size

## **Summary:**

The following is a summary of the above discussion that Software will need to perform for tiled Pipe scaling.

Some general notes:

- 1. Adding excess pixels for tiled Pipe scaling is only necessary when upscaling the tiled images. If downscaling the tiled images, then excess pixels do not need to be added.
- 2. This document assumes that the pre-excess horizontal Pipe Source Size (i.e. S) is symmetric across both Pipes (i.e. S is the same for both the left and right-side Pipes). It is not a requirement that this term be symmetric, but it will be left to the reader to extrapolate the equations within this document for asymmetric S terms.



## **Source Image Manipulation**

- S is the horizontal Pipe Source Size without Sexcess pixels (one-based)
- S<sub>excess</sub> >= (NUMTAPS 1)/2
  - NUMTAPS = 7
  - Round up the result to the nearest NUMPPC (NUMPPC=2)
- If the sum of the Plane Position (PP) and the Full H. Plane Size (HPS) is greater than S (i.e. (PP + HPS) > S):
  - HPS = Left Plane Size (LPS) + Right Plane Size (RPS)
  - LPS = S PP
  - RPS = HPS (S PP)

Note that the "Full H. Plane Size" is the size of the Plane image after rotation.

The following table summarizes how the Plane offset, position, and size programming changes with rotation. Some notes:

- 1. The programming reflected in this table is only applicable for Plane images that straddle the seam (i.e. (PO + HPS) > S)
- 2. The Plane offset programming in the table is not accounting for any image cropping that software may be applying to the image in memory
- 3. Software should ensure that the horizontal Plane position for the image in the right Pipe is zero (i.e. there should be no positional offset of the image with respect to the seam)
- 4. As the diagrams above illustrate, depending on rotation the LPS and RPS terms are either based off the horizontal or vertical size of the image in memory. The terms will be denoted with "h" or "v" subscripts to differentiate which size the term is based off.

Rotation	Side	Register	Field	Programming
0	Left	PLANE_OFFSET	Starting X Pos	0
			Starting Y Pos	0
		PLANE_SIZE	Width	LPS <sub>h</sub> + S <sub>excess</sub>
			Height	V. Size
	Right	PLANE_OFFSET	Starting X Pos	LPS <sub>h</sub> - S <sub>excess</sub>
			Starting Y Pos	0
		PLANE_SIZE	Width	$RPS_h + S_{excess}$
			Height	V. Size
90	Left	PLANE_OFFSET	Starting X Pos	0
			Starting Y Pos	0



		PLANE_SIZE	Width	H. Size
			Height	$LPS_v + S_{excess}$
	Right	PLANE_OFFSET	Starting X Pos	0
			Starting Y Pos	LPS <sub>v</sub> - S <sub>excess</sub>
		PLANE_SIZE	Width	H. Size
			Height	$RPS_v + S_{excess}$
180	Left	PLANE_OFFSET	Starting X Pos	RPS <sub>h</sub> - S <sub>excess</sub>
			Starting Y Pos	0
		PLANE_SIZE	Width	$LPS_h + S_{excess}$
			Height	V. Size
	Right	PLANE_OFFSET	Starting X Pos	0
			Starting Y Pos	0
		PLANE_SIZE	Width	RPS <sub>h</sub> + S <sub>excess</sub>
			Height	V. Size
270	Left	PLANE_OFFSET	Starting X Pos	0
			Starting Y Pos	RPS <sub>v</sub> - S <sub>excess</sub>
		PLANE_SIZE	Width	H. Size
			Height	$LPS_v + S_{excess}$
	Right	PLANE_OFFSET	Starting X Pos	0
			Starting Y Pos	0
		PLANE_SIZE	Width	H. Size
			Height	$RPS_v + S_{excess}$

#### **Cursor**

Global Cursor Position	Left Pipe Cursor	Right Pipe Cursor
$GCP < (S - S_{excess} - CS)$	Enabled	Disabled
$(S - S_{excess} - CS) \le GCP \le (S + S_{excess})$	Enabled	Enabled
$GCP >= (S + S_{excess})$	Disabled	Enabled

Global Cursor Position	Left Pipe Cursor Position	Right Pipe Cursor Position
$GCP < (S - S_{excess} - CS)$	Magnitude = GCP Sign = SW determines	N/A (Disabled)
$(S - S_{excess} - CS) \le GCP < (S - S_{excess})$	Magnitude = GCP Sign = Positive	Magnitude = $S - S_{excess} - GCP$ Sign = Negative
$(S - S_{excess}) \le GCP < (S + S_{excess})$		Magnitude = $GCP - S - S_{excess}$
$GCP >= (S + S_{excess})$	N/A (Disabled)	Sign = Positive

#### **Post-Excess**

- D is the number of non-excess destination pixels per Pipe (one-based)
- SF<sub>target</sub> = S/D
- SF<sub>actual</sub>
- Scaler calculates Scale Factor: (S + [Left, Right] Sexcess) / (D + Dexcess)
- Programmed Scale Factor: SF<sub>target</sub> (PS\_PROG\_HSCALE)
- Hardware maintains the Scale Factor at a precision of 2.14. When the Scaler calculates the Scale Factor, it will round the result.
- Dexcess = ROUND(((S + Left Sexcess) / SFtarget) D)
  - Round up to the nearest NUMPPC

#### **Initial Phase**

- Pright = SFactual \* (D Dexcess)
- Absolute H. Initial Phase = | (S S<sub>excess</sub>) P<sub>right</sub> |
  - Absolute HIP applied to left-side Scaler if (S Sexcess) >= Pright
  - Absolute HIP applied to right-side Scaler if (S Sexcess) < Pright



## **Impacts of Plane Scaling**

If a Plane is being scaled across a seam, then the following variables will be impacted:

- The S<sub>excess</sub> in the PLANE\_SIZE will be unchanged
- The S<sub>excess</sub> in the Pipe Source size will be equal to the D<sub>excess</sub> from the Plane Scaler
- The D<sub>excess</sub> at the outlet of the Pipe will be calculated based off the S<sub>excess</sub> in the Pipe Source
- The Pipe Scaler's actual scale factor will be based off the S<sub>excess</sub> in the Pipe Source and the D<sub>excess</sub> at the outlet of the Pipe

## **Affected Registers**

The following table summarizes the registers directly affected when multi-Pipe Scaling is being employed

Register	Field	Programming
PLANE_POS	X/Y Position	See above "Source_Image_Manipulation" section
PLANE_SIZE	Width/Height	See table above in "Source_Image_Manipulation"
PIPE_SRCSIZE	H. Source Size	S + S <sub>excess</sub>
PIPE_SEAM_EXCESS		<b>Left Side:</b> Right Excess Amount = D <sub>excess</sub>
		<b>Right Side:</b> Left Excess Amount = D <sub>excess</sub>
PS_WIN_SZ	X Size	D + D <sub>excess</sub>
PS_HPHASE	RGB Initial H. Phase (Integer & Fraction)	Programming dependent on comparison of $(S - S_{\text{excess}})$ and $P_{\text{right}}$
		Note that the Initial H. Phase Trip bit should be set
PS_WIN_POS	X Position	Left Side: Left side border size, if a border is present
		Right Side: This should always be zero
TRANS_HTOTAL	H. Active	<b>Left Side:</b> D + Left side border size (if border present)
		<b>Right Side:</b> D + Right side border size (if border present)




#### **Planes**

### **Plane Planar YUV programming**


YUV 420 hybrid planar formats (NV12, P0xx) have Y and UV surfaces stored separately. Display supports YUV 420 planar frame buffers in linear and tiled surface formats. Each display pipe can support up to two hybrid planar YUV 420 frame buffers. Display hardware uses two planes to handle each of these framebuffers - one for Y surface data and the other for UV surface. In addition to the two planes, a plane scaler must be enabled for YUV420 to YUV444 upsampling. See the Plane Capability and Interoperability section for UV and Y surface plane assignments.

Y and UV surface Base Address, Stride and Surface Offset (Start X and Y position) must be programmed separately for Y and UV planes. Software must make sure that the Y and UV plane programming gets applied together in the same frame. The Y and UV plane programming can be synchronized using the double buffer synchronization mechanism defined in **DOUBLE\_BUFFER\_CTL**. In the case of DisplayPort VRR mode (Variable Refresh Rate), the VRR Master flips must be used for the Y and UV plane synchronization. Software must make sure that there are no Master flips from other planes between the Y and UV plane flips.

In Linear, Tile X, and Tile Y formats, the UV surface usually follows the Y surface right from the next line. In Tile Yf format, the UV surface always starts on a new tile row as shown in the example picture below.







#### **Y Surface**

Base Address, Stride and Surface Offset (Start X and Y position) should follow the standard plane programming.

#### **UV Surface**

The UV surface has some additional requirements.

#### Base Address:

For UV surfaces, the programmed Base Address should satisfy the following alignment requirements:

#### Linear:

The UV surface Base Address programmed in the PLANE\_SURF register should be aligned to Stride in bytes of the Y surface \* 64.

#### Tiled surfaces:

The start of the UV surface programmed in the PLANE\_SURF register should be Tile Row Aligned.



With Tile X and Tile Y surfaces, the start of the UV surface may not necessarily fall in alignment as required. In this scenario, the UV plane's PLANE\_SURF register should be programmed with the nearest previous aligned address and the PLANE\_OFFSET register 'Start Y Position' should be programmed with the corresponding Y offset adjustment in lines.

#### Surface Offset:

The UV surface offset is programmed in the PLANE\_OFFSET register. In the 0/180 rotate cases, the programmed X and Y start position should be half of the Y surface start X and Y positions.

For 0/180 rotate cases:

UV surface Start X Position = half of Y plane X start position

UV surface Start Y Position = half of Y plane Y start position + number of lines due to tile row adjustment

For 90/270 rotate cases:

UV surface Start X Position = (UV surface height in tiles \* tile height) - UV plane Y start position (non-rotated) - UV plane height (non-rotated)

UV surface Start Y Position = UV plane Start X Position (non-rotated)

#### 90/270 Rotation

Plane 90/270 rotation support requires GTT remapping. GTT remapping allows the hardware to walk the pages sequentially. The Y and UV surfaces should be remapped separately, and the pages that contain portions of both Y and UV data will get GTT remapped twice, once for Y surface and the other for UV surface.


### **Upsampling and further processing**

Planes 1-3 have dedicated chroma upsampler that is programmed in PLANE\_CUS\_CTL register.

The Y and UV plane pixels go through the chroma upsampler, gets upsampled, scaled and merged to form the YUV444 pixels for further processing.

The Y plane binding is specified in the 'PLANE\_CUS\_CTL->Y Binding' field.






Planes 4-5 use the plane scaler for chroma upsampling.

The Y and UV plane pixels go through the plane scaler, gets upsampled, scaled and merged to form the YUV444 pixels for further processing.

The Y plane binding is specified in the 'PS\_CTRL->Scaler Binding Y' field.



Destination keying, Color correction and Gamma must be programmed in the UV plane. Destination keying, Color correction and Gamma programming in the Y plane gets ignored. The UV plane position is used for blending order determination.



#### **Flips**

Since two different planes are involved in handling the pixels from a single planar YUV 420 frame buffer, we have to ensure that both the Y and UV planes' flip gets applied at the same time. **Global double buffer update disable** mechanism can be used to synchronize and commit the flips atomically.

#### Follow the following sequence for CS, BCS flips

- 1. Use LRIs to set the 'Allow Double Buffer Update Disable' field for Y and UV planes.
- 2. Use LRI to set the 'Global Double Buffer Update Disable' field.
- 3. Use LRIs to update the 'Surface Base Address' and 'Stride' of the Y surface as required.
- 4. Send the flip messages for the UV surface.
- 5. Use LRI to clear the 'Global Double Buffer Update Disable' field.
- 6. Use LRIs to clear the 'Allow Double Buffer Update Disable' field for the Y and UV planes.

The flips will get applied in the following frame.

#### Follow the following sequence for MMIO flips

- 1. MMIOs to set the 'Allow Double Buffer Update Disable' field for Y and UV planes.
- 2. MMIO to set the 'Global Double Buffer Update Disable' field.
- 3. MMIOs to update the 'Surface Base Address' and 'Stride' of the Y surface as required.
- 4. MMIOs to update the 'Surface Base Address' and 'Stride' of the UV surface as required.
- 5. MMIO to clear the 'Global Double Buffer Update Disable' field.
- 6. MMIOs to clear the 'Allow Double Buffer Update Disable' field for the Y and UV planes.

The flips will get applied in the following frame.

#### **Watermarks**

Watermarks should be calculated and programmed for Y and UV planes separately. Refer to page for further details.

**Plane Capability and Interoperability** 

**Plane Assignments and Capabilities** 



## Plane capabilities:

	Pipe A	Pipe B	Pipe C	Pipe D
Cursor	Cursor	Cursor	Cursor	Cursor
	Render Decompression	Render Decompression	Render Decompression	Render Decompression
Plane 7	Planar YUV 420 Y Surface			
	Render Decompression	Render Decompression	Render Decompression	Render Decompression
Plane 6	Planar YUV 420 Y Surface			
	Render Decompression	Render Decompression	Render Decompression	Render Decompression
Plane 5	Planar YUV 420 UV Surface			
	Render Decompression	Render Decompression	Render Decompression	Render Decompression
Plane 4	Planar YUV 420 UV Surface			
	Render Decompression	Render Decompression	Render Decompression	Render Decompression
	Planar YUV 420 UV Surface			
Plane 3	HDR	HDR	HDR	HDR
	Render Decompression	Render Decompression	Render Decompression	Render Decompression
	Planar YUV 420 UV Surface			
Plane 2	HDR	HDR	HDR	HDR
	Render Decompression	Render Decompression	Render Decompression	Render Decompression
	Planar YUV 420 UV Surface			
	HDR	HDR	HDR	HDR
Plane 1	Frame Buffer Compression			

## **Display Plane Mapping to Command Streamer Plane Number**

<b>Display Plane Name</b>	<b>Command Streamer Plane Number</b>
Plane 1 A	Plane 1
Plane 1 B	Plane 2
Plane 1 C	Plane 3
Plane 2 A	Plane 4
Plane 2 B	Plane 5
Plane 2 C	Plane 6
Plane 3 A	Plane 7
Plane 3 B	Plane 8
Plane 3 C	Plane 9
Plane 4 A	Plane 10
Plane 4 B	Plane 11
Plane 4 C	Plane 12
Plane 5 A	Plane 13
Plane 5 B	Plane 14
Plane 5 C	Plane 15
Plane 6 A	Plane 16
Plane 6 B	Plane 17
Plane 6 C	Plane 18
Plane 7 A	Plane 19
Plane 7 B	Plane 20
Plane 7 C	Plane 21
Plane 1 D	Plane 22
Plane 2 D	Plane 23
Plane 3 D	Plane 24
Plane 4 D	Plane 25
Plane 5 D	Plane 26
Plane 6 D	Plane 27
Plane 7 D	Plane 28
N/A	Plane 29
N/A	Plane 30
N/A	Plane 31
N/A	Plane 32



## **Display Plane Mapping to Command Streamer Plane Number - Legacy Mode**

<b>Display Plane Name</b>	<b>Command Streamer Plane Number</b>
Plane 1 A	Plane 1
Plane 1 B	Plane 2
Plane 1 C	Plane 3
Plane 2 A	Plane 4
Plane 2 B	Plane 5
Plane 2 C	Plane 6
Plane 3 A	Plane 7
Plane 3 B	Plane 8
Plane 3 C	Plane 9
Plane 4 A	Plane 10
Plane 4 B	Plane 11
Plane 4 C	Plane 12

## **Plane Feature Interoperability**

Linear -	RGB32 2:10:10 :10	RGB 32 8:8:8 :8	RGB 32-bit XR_BI AS 10:10: 10	RGB64 16:16:16 :16 FP16	RGB64 16:16:16 :16 UINT	RGB 16-bit 5:6:5	Index ed 8- bit	YUV4 44 8 bpc	YUV4 22 8 bpc	YUV4 20 - NV12	YUV4 20 - P0xx	YUV4 22 - Y210, Y212, Y216	YUV4 44 - Y410	YUV4 44 - Y412, Y416
0/180 rotation														
Linear - 90/270 rotation														
X Tiling - 0/180 rotation	<	>	<	<b>&gt;</b>	<b>&gt;</b>	>	<b>~</b>	<b>&gt;</b>	<b>~</b>	<	<b>&gt;</b>	<b>&gt;</b>	<	<b>&gt;</b>
X Tiling - 90/270 rotation														
Y Tiling (legacy) - 0/180 rotation	<b>&gt;</b>	<b>&gt;</b>	>	<b>&gt;</b>	>	>	<b>&gt;</b>	>	<b>✓</b>	>	<b>&gt;</b>	>	>	<b>&gt;</b>
Y Tiling (legacy) - 90/270 rotation	<b>~</b>	<b>✓</b>	<b>&gt;</b>			<b>&gt;</b>		<b>&gt;</b>	<b>✓</b>	<b>&gt;</b>	<b>V</b>		<b>~</b>	

Yf Tiling - 0/180 rotation	<b>✓</b>	<b>✓</b>	<b>✓</b>			<b>✓</b>		<b>~</b>	<b>~</b>	<b>✓</b>	<b>✓</b>		<b>~</b>	
Yf Tiling - 90/270 rotation	<b>~</b>	<b>\</b>	<b>&gt;</b>			<b>~</b>		>	<b>&gt;</b>	<b>&gt;</b>	>		>	
Frame Buffer Compres sion		~				90/270 rotatio n not suppor ted								
Render Compres sion	<b>✓</b>	<b>~</b>		**										
Plane Scaling	<b>~</b>	<		<b>~</b>	<b>~</b>	<b>\</b>		<b>\</b>	<b>~</b>	<b>~</b>	<b>✓</b>	<b>~</b>	<	<b>~</b>
Per-pixel Alpha	<b>~</b>	<	<b>~</b>	<b>~</b>	<b>~</b>									
Color Keying (support ed only in non- HDR mode)	<b>✓</b>	<b>✓</b>	<b>&gt;</b>		~	<b>✓</b>	<b>&gt;</b>	<b>~</b>	<b>~</b>	<b>&gt;</b>	<b>&gt;</b>	<b>&gt;</b>	>	>
Horizont al Flip	<b>~</b>	<b>~</b>	<b>~</b>	<b>~</b>	<b>~</b>	<b>~</b>	<b>~</b>	<b>~</b>	<b>~</b>	<b>~</b>	<b>~</b>	<b>~</b>	<b>&gt;</b>	<b>~</b>
Async Flip	<b>✓</b>	<b>✓</b>	<b>~</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>								

<sup>\*\*</sup>Supported



	RGB32 2:10:10 :10	RGB 32 8:8:8 :8	RGB 32-bit XR_BI AS 10:10:	RGB64 16:16:1	RGB64 16:16:1 6:16 UINT	RG B 16- bit 5:6 :5	YUV4 44 8 bpc	YUV4 22 8 bpc	YUV4 20 - NV12	20 -	P012,	44 -	YUV4 44 - Y412, Y416
Media Compres sion									<b>~</b>	<b>~</b>			

	Rotation 0/180	Rotation 90/270	Horizontal Flip	Render Decompression	Frame Buffer Compression	Interlacing (Interlaced Fetch)
Linear	✓				✓	✓
X Tiling	✓		<b>~</b>		<b>✓</b>	<b>✓</b>
Y Tiling Legacy	<b>~</b>	(some surface formats not supported)	<b>~</b>	<b>&gt;</b>	~	
Yf Tiling	(some surface formats not supported)	(some surface formats not supported)	~	~	~	

	Interlacing	Frame Buffer Compression	Render Decompression	<b>Media Decompression</b>
0/180 rotation	>	<b>✓</b>	<b>&gt;</b>	<b>✓</b>
90/270 rotation		RGB 16 bit format not supported		
<b>Horizontal Flip</b>	<b>/</b>	✓	✓	



### **Render Decompression**

### **Render/Display Decompression**

GT Render engines uses a lossless scheme to compress the color Render targets. The goal of the compression is to reduce the memory bandwidth. The memory footprint increases slightly due to the need of the control surface.

Decompression is supported only in legacy tile Y and tile Yf surfaces.

Decompression is not supported with 90/270 degree rotation.

Decompression is supported on all planes.

Decompression is supported with RGB8888, RGB1010102, and FP16 surface formats.

#### **Color Control Surface**

The Color Control Surface (CCS) contains the compression status of the cache-line pairs. The compression state of the cache-line pair is specified by 2 bits in the CCS. Each CCS cache-line represents an area on the main surface of 16 x16 sets of 128 byte Y-tiled cache-line-pairs. CCS is always Y tiled. The address of CCS surface is specified as an offset from the start of the Render Target main surface. CCS stride is programmed separately independent of the main surface stride.

#### **Decompression Programming**

When compressed Render targets are presented to Display, the display decompression must be enabled. Along with main surface programming, the following additional programming is required to enable the decompression

#### Decompression Enable

Decompression is enabled by programming the 'Render Decomp' bit in the PLANE\_CTL register.

#### Color Control Surface Distance

The start of the CCS surface is programmed as the distance in bytes from the start of the main surface in the PLANE\_AUX\_DIST register. The CCS is always placed after the main surface and is 4K page aligned.

#### Color Control Surface Stride

The CCS stride is programmed in the PLANE\_AUX\_DIST register.

#### **Media Decompression**

The goal of the compression is to reduce the memory bandwidth. The memory footprint increases slightly due to the use of the control surface.



Display supports decompression of compressed media surfaces. 4 horizontally adjacent cache lines form a compression unit and its compression status is stored in the control surface (Tile Status Surface). The address of the control surface is specified as an offset from the start of the main surface. The control surface is always linear.

With Y tiling and planar YUV surfaces UV surface, the UV surface starts right after the Y surface and it can be in the middle on the tile row. The only guarantee is that the Y surface start will be 4 lines (cache line) aligned. Y and UV surfaces have their own individual control surface and they both have to be programmed independently. In cases where the UV plane start is not aligned to the tile row start, the UV main surface start is programmed to the previous tile row aligned address with a plane offset to the start of the UV. In this case, the UV control surface will match the main surface start and hence will have the tile status for all compression units from the previously tile row aligned main surface address.

#### Restrictions

- Only Y tiling is supported.
- Only NV12, P010 YUV 420 planar YUV formats supported.
- 90/270 rotation not supported.
- Async flips not supported.
- Horizontal Flip not supported.

## **Decompression Programming**

When compressed media targets are presented to display, the media decompression must be enabled. Along with main surface programming, the following additional programming is required for both Y and UV planes individually.

#### • Decompression Enable


Decompression is enabled by programming the 'Media Decomp' bit in the PLANE CTL register.

#### Control Surface Distance

The start of the control surface is programmed as the distance in bytes from the start of the main surface in the PLANE\_AUX\_DIST register. The control surface must always be placed after (not necessarily immediately) the main surface and must be 4K page aligned.

Control surface stride is not used for media compression.

Y and UV control surfaces must both be 4k aligned.



## **Plane Rotation Programming**

This topic provides programming information for plane rotation.

The 180 rotation mode is unchanged and will continue to use the same programming. In the 180 rotation mode display hardware is responsible for walking the pages in the reverse order. The cacheline walk within the page is also reversed. The 90 and 270 rotation modes require more complicated page walk mechanism. The page walk is made transparent to the hardware by providing a different set of page translations (remapped GTT) for the same rendered surface. The remapping completely abstracts the page walk away from the hardware and the hardware walks the pages as if there is no rotation. Hardware is still responsible for handling the the walk within the page appropriately. Also, the 90, 270 Rotation requires a new parameter - surface height. The changes needed in the driver programming is discussed below.



#### 90 Rotation

For the 90 rotation programming, the plane parameters must use the following mapping

Base address = New address (remapped GTT)

Stride = Surface height in tiles


Plane Width = Plane HeightPlane Height = Plane Width

• X offset = (Surface height in tiles \* tile height) - Plane Y offset - Plane Height [Note: the calculated X offset will always be >= 0 since Plane Y Offset + Plane Height <= Surface Height in lines]

Y offset = X offset


• Driver can enable the Scaler, as needed, to fit the rotated content in to the pipe active display area.

### Sample frame buffer surface





#### Page access sequence in the rotated 90 mode



## **Example**

Let us assume the following display programming for a single pipe – single plane, Y tiled, non-rotated, 1920 x 1200, 4Bpp with the plane panned (100, 150), covering full active area and scaler not enabled.

## **GTT** mapping

Here is a sample GTT mapping for 90 rotation mode.

## **Original GTT**

Assumed Surface base = 0x2000000x200000 = page 0



```
0x201000 = page 1
0x202000 = page 2
0x203000 = page 3
```

..

## Remapped Display GTT - 90 rotation

Assumed new Surface base = 0x400000 0x400000 = page 18 0x401000 = page 12 0x402000 = page 6 0x403000 = page 0

#### Register programming for non-rotated scenario

PLANE\_SURF->Surface Base Address = 0x200000

• PLANE STRIDE->Stride = 60 [(1920 \* 4)/128] [(width \*bpp)/tile width]

PLANE\_SIZE->Width = 1920
 PLANE\_SIZE->Height = 1200
 PLANE\_OFFSET->Start X Position = 100
 PLANE\_OFFSET->Start Y Position = 150

• Surface Height in tiles (assumed) = 50 (allocated surface height in number of scan lines/tile height. For plane height = 1200, the surface height should be a minimum of 38 tiles (ceiling (1200/32). When panning is used, the rendered frame buffer surface will be larger than the plane size. Here, let us assume that the rendered surface height in tiles = 50).

#### The programming changes to following for a 90 rotation scenario

• PLANE SURF->Surface Base Address = 0x400000 [uses remapped GTT] • PLANE\_STRIDE->Stride [Surface height in tiles (assumed earlier)] = 50 • PLANE SIZE->Width = 1200 [non-rotated Height] • PLANE\_SIZE->Height = 1920 [non-rotated Width] • PLANE OFFSET->Start X Position = 250 [(50\*32)-150-1200] [(Surface height \* tile height) – non rotated Y position – non rotated Height] • PLANE\_OFFSET->Start Y Position = 100[non-rotated X position]

The scaler should be programmed appropriately to fit the rotated plane in the pipe active area and the window position should be adjusted if it is desired to maintain the same apparent position on a physically rotated display.



#### 270 rotation

Uses the same GTT remapping and register programming as 90 rotation mode with the Plane control register rotation mode set as 270.

### NV12 (YUV 420) rotation

For NV12 90/270 rotation, the Y and UV surfaces should be treated as separate surfaces and thus the GTT remapping for rotation should be done separately.

### **Display Buffer Programming**

This topic describes display buffer allocation and shows a basic allocation method for single and multipipe modes. The display driver can choose to use more advanced allocation techniques as desired.

#### **Display Buffer Allocation**

Allocation of the display buffer is programmable for each display plane, using the buffer start and buffer end values in **PLANE\_BUF\_CFG**.

Proper display buffer allocation is important for Display hardware to function correctly. Optimal allocation provides better display residency in memory low power modes. Display Buffer allocation must be recalculated and programmed when pipes/planes get enabled or disabled.

## **Display Buffer Size**

Display Buffer	Total Display Buffer	Fixed Bypass Path Allocation in Blocks	Blocks Available for Driver
Size	Blocks		Programming
1024 KB	2048	0	0 - 2047

Each display buffer block is 8 cache lines.

#### **Allocation Requirements**

Allocation must not overlap between any enabled planes.

A minimum allocation is required for any enabled plane. See Minimum Allocation Requirements below.

A gap between allocation for enabled planes is allowed.

The allocation for enabled planes should be as large as possible to allow for higher watermarks and better residency in memory power saving modes.

#### Planar YUV 420 Surfaces:

<b>YUV 420 Planar Surface Format</b>	Врр		
NV12	1 Bpp for Y and 2 Bpp for UV		
P0xx	2 Bpp for Y and 4 Bpp for UV		



## **Minimum Allocation Requirements**

Allocation for each enabled plane must meet these minimum requirements.

Planes using Linear or X tiled memory formats must allocate a minimum of 8 blocks.

Planes using Y tiled memory formats must allocate blocks for a minimum number of scanlines worth of data. The formula and table of minimum scanlines is below.

Y tiled minimum allocation = Ceiling [(4 \* Plane source width \* Plane Bpp)/512] \* MinScanLines/4 + 3

	Minimum Scanlines for Y Tile			
Plane Bpp	0/180 Rotation 90/270 Rotatio			
1	8	32		
2	8	16		
4	8	8		
8	8	4		

## **Multi-Buffer Enabling and Allocation Requirements**

There are two display buffers DBUF\_S1 and DBUF\_S2.

Display Buffer	<b>Buffer Start</b>	<b>Buffer End</b>
DBUF_S1	0	1023
DBUF_S2	1024	2047

Enable DBUF\_S1 with the display initialization sequence so it will be always available for VGA and backwards compatibility. Enable DBUF\_S2 when any planes are allocated to it as per the following table.

The table ensures that pipes are using the closest DBUF when there are multiple pipes enabled.

Pipe and DBUF ordering: PipeB - DBUF\_S1 - PipeA - PipeD - DBUF\_S2 - PipeC

When a pipe is allowed to allocate from 2 DBUFs, a plane on that pipe may use allocation that straddles the 2 DBUFs.

Pipe B Planes DBUF Allocation	Pipe A Planes DBUF Allocation	Pipe D Planes DBUF Allocation	Pipe C Planes DBUF Allocation	Pipes with Enabled Planes
N/A	N/A	N/A	N/A	None or VGA
N/A	S1+S2	N/A	N/A	A
S1+S2	N/A	N/A	N/A	В
S1	S2	N/A	N/A	A+B
N/A	N/A	N/A	S1+S2	С
N/A	S1	N/A	S2	A+C
S1	N/A	N/A	S2	B+C
S1	S1	N/A	S2	A+B+C
N/A	N/A	S1+S2	N/A	D



Pipe B Planes DBUF Allocation	Pipe A Planes DBUF Allocation	Pipe D Planes DBUF Allocation	Pipe C Planes DBUF Allocation	Pipes with Enabled Planes
N/A	S1	S2	N/A	A+D
S1	N/A	S2	N/A	B+D
S1	S1	S2	N/A	A+B+D
N/A	N/A	S1	S2	C+D
N/A	S1	S2	S2	A+C+D
S1	N/A	S2	S2	B+C+D
S1	S1	S2	S2	A+B+C+D

#### **Basic Allocation Method**

These are basic methods that can be used for single and multi-pipe modes. For optimal power usage, the display driver can choose to use more advanced allocation techniques as desired.

#### **Example Method 1:**

### **Single Pipe**

Enable display buffer(s). Refer to DBUF\_CTL register for display buffer enabling.

If only DBUF\_S1 is enabled

TotalBlocksAvailable = 1024

else if both DBUF\_S1, DBUF\_S2 enabled

TotalBlocksAvailable = 2048

Allocate a fixed number of blocks to cursors and then allocate the remaining blocks among planes, based on each plane's data rate.

BlocksAvailable = TotalBlocksAvailable

1. Allocate 32 blocks for cursor

The driver frequently enables and disables the cursor or changes the cursor pixel format. Fixed allocation is preferred for cursor to minimize the buffer re-allocation. More allocation might be required to support deeper low power states (based on the results of watermark calculations).

CursorBufAlloc = 32

BlocksAvailable = BlocksAvailable - 32

2. Check for minimum buffer requirement

For each enabled plane

If Y tiled

MinScanLines = Look up minimum scanlines needed from the table

PlaneMinAlloc = Ceiling [(4\*Plane width\*Bpp)/512] \* MinScanLines/4 + 3



```
Else
```

PlaneMinAlloc = 8

If sum of PlaneMinAlloc > BlocksAvailable

Enable DBUF\_S2

BlocksAvailable = 2048 - CursorBufAlloc

If sum of PlaneMinAlloc > BlocksAvailable

Error - Display Mode can't be supported.

The driver can change the number of enabled planes or the plane configuration and rerun the algorithm.

#### 3. Calculate Relative Data Rate for planes

In this step the driver may want to use the expected maximum plane source sizes so it does not have to reallocate for a plane that is changing size.

For each enabled plane

If PlaneScalerEnabled

PlaneScaleFactor = (Plane width/Scaler window X size) \* (Plane height/Scaler window Y size)

Flse

PlaneScaleFactor = 1

PlaneRelativeDataRate = Plane height \* Plane width \* plane source bytes per pixel \* PlaneScaleFactor

4. Allocate blocks for enabled planes as per the Data rate ratio.

For each plane that needs allocation (PlaneBlockAllocFinal == false)

PlaneBufAlloc = floor (BlocksAvailable \* PlaneRelativeDataRate/Sum of PlaneRelativeDataRate of all planes that need allocation).

\*floor - rounds down to an integer value dropping the fractional part.

5. Adjust for minimum allocation requirement

AdjustmentRequired = false

For each plane needs allocation (PlaneBlockAllocFinal == false)

If PlaneBufAlloc < PlaneMinAlloc

AdjustmentRequired = true

PlaneBufAlloc = PlaneMinAlloc

PlaneBlockAllocFinal = true

BlocksAvailable = BlocksAvailable - PlaneMinAlloc

If AdjustmentRequired = true

Go back to step 4



### **Multi-Pipe Option 1:**

Enable both display buffers DBUF\_S1 and DBUF\_S2.

TotalBlocksAvailable = 2048

NumPipes = Total number of display pipes in the hardware

Allocate a fixed number of blocks to cursors, allocate 1/NumPipes of the remaining blocks to each pipe, then calculate each pipe individually as in the Single Pipe case.

1. Allocate 8 blocks for cursor per pipe

The driver frequently enables and disables the cursor or changes the cursor pixel format. Fixed allocation is preferred for cursor to minimize the buffer re-allocation. More allocation might be required to support deeper low power states (based on the results of watermark calculations).

For each enabled cursor

CursorBufAlloc = 8

BlocksAvailable = TotalBlocksAvailable - (8 \* NumPipes)

2. Distribute the blocks equally among the pipes

BlocksAvailable = BlocksAvailable/NumPipes

3. Assign blocks to the planes

For each pipe

Perform Single Pipe sequence, starting from step 2.

#### **Multi-Pipe Option 2:**

Allocate a fixed number of blocks to cursors, use the Single Pipe case for all the other planes across all pipes.

#### **Example Method 2:**

This allocation is based on the Watermark calculations and helps to distribute the buffer more optimally to achieve consistent latency levels supported across all planes.

- For each enabled plane, calculate buffer allocation needed for all Latency levels 1 to 7.
- Calculate the total buffer allocation needed for each latency level by adding the individual allocation of all enabled planes.
- Choose the max latency level that can be supported with the available display buffer. For each enabled plane, program/enable all watermarks up to that latency level.
- Allocate the buffer to the planes as required by the latency level chosen.
- Use method 1 to allocate any remaining buffer.



#### **Buffer Allocation Re-distribution**

When an additional pipe is getting enabled, or an existing pipe requires more buffer to support a new mode or is disabled, buffer reallocation may be necessary for proper display functionality. Whenever a portion of the allocated buffer is taken away from one pipe and allocated to a different pipe, the following sequence should be followed to make sure that there are no buffer allocation overlaps at any point of time.

- 1. For each pipe whose allocation is reduced
  - a. Program the new buffer allocation.
  - b. Wait for VBlank of that pipe for new allocation to update.
- 2. For each pipe whose allocation is increased
  - a. Program the new buffer allocation.
  - b. Wait for VBlank of that pipe for new allocation to update.

## Display Buffer Allocation and Watermark programming prior to OS boot

Basic programming of the display buffer and watermarks to allow limited display usage prior to OS boot:

This will prevent package power saving states from enabling.

Supported usages:

- Up to 4 pipes enabled at once
- Up to one universal plane enabled per pipe. No cursor.
- Linear or Xtile memory
- Any RGB frame buffer pixel format 32bpp or less, without render compression
- Any supported screen resolution
- Downscaling less than or equal to 12.5%

Allocate 160 blocks per pipe.

```
Pipe A: 0-159, Pipe B: 160-319, Pipe C: 320-479, Pipe D: 480-639

PLANE_BUF_CFG_<plane number>_A = 0x009F0000

PLANE_BUF_CFG_<plane number>_B = 0x013F00A0

PLANE_BUF_CFG_<plane number>_C = 0x01DF0140

PLANE_BUF_CFG_<plane number>_D = 0x027F01E0
```

Set level 0 watermarks for any enabled plane to 160 blocks and 2 lines.

```
PLANE_WM_<plane number>_<pipe>_0 = 0x800080A0
```

The higher level watermarks for any enabled plane must have bit 31=0 to keep the low power watermarks disabled.



#### **VGA**

The VGA Control register is located here. The VGA I/O registers are located in the VGA Registers document.

VGA\_CONTROL

#### **Cursor Plane**

Planes
CUR_CTL
CUR_BASE
CUR_POS
CUR_PAL
CUR_FBC_CTL
CUR_SURFLIVE
PLANE_BUF_CFG
PLANE_WM
DPRC_INSTANCES
CUR_COLOR_CTL
CUR_CSC_COEFF
CUR_PRE_CSC_GAMC_INDEX
CUR_PRE_CSC_GAMC_DATA

The CUR\_CTL and CUR\_FBC\_CTL active registers will be updated on the vertical blank or when pipe is disabled, after the CUR\_BASE register is written, or when cursor is not yet enabled, providing an atomic update of those registers together with the CUR\_BASE register.

#### **Universal Plane**


Planes
PLANE_CTL
PLANE_STRIDE
PLANE_POS
PLANE_SIZE
PLANE_SURF
PLANE_LEFT_SURF
PLANE_AUX_DIST
PLANE_SURFLIVE
PLANE_WM
PLANE_BUF_CFG
PLANE_OFFSET
PLANE_KEYVAL




Planes
PLANE_KEYMSK
PLANE_KEYMAX
PLANE_PRE_CSC_GAMC_INDEX
PLANE_PRE_CSC_GAMC_DATA
PLANE_POST_CSC_GAMC_INDEX
PLANE_POST_CSC_GAMC_DATA
PLANE_COLOR_CTL
PLANE_PIXEL_NORMALIZE
PLANE_INPUT_CSC_COEFF
PLANE_INPUT_CSC_PREOFF
PLANE_INPUT_CSC_POSTOFF
PLANE_CSC_COEFF
PLANE_CSC_PREOFF
PLANE_CSC_POSTOFF
PLANE_PRE_CSC_GAMC_DATA_ENH
PLANE_PRE_CSC_GAMC_INDEX_ENH
PLANE_POST_CSC_GAMC_DATA_ENH
PLANE_POST_CSC_GAMC_INDEX_ENH
PLANE_CUS_CTL
PLANE_INSTANCES

Many of the plane control active registers will be updated on the vertical blank or when pipe is disabled, after the surface base address register is written, or when the plane is not yet enabled, providing an atomic update of those registers together with the surface base address register.

#### **Data Flow Through the Plane**





FBC not on all planes or pipes.

HDR planes have higher bit precision throughout the processing stages.

PIPE\_MISC HDR Mode must be enabled to get the higher precision output from the HDR planes, bypassing the SDR planes in blending.

Planes 1-3 are the HDR planes. The other planes are SDR planes.



## **Plane Pixel Formats**

#### **ARGB**

Name	Alpha	Red	Green	Blue
RGB 32-bit 8:8:8:8 BGRA	31:24	23:16	15:8	7:0
RGB 32-bit 8:8:8:8 RGBA	31:24	7:0	15:8	23:16
RGB 32-bit 2:10:10 BGRA	31:30	29:20	19:10	9:0
RGB 32-bit 2:10:10 RGBA	31:30	9:0	19:10	29:20
RGB 64-bit 16:16:16:16 Float BGRA (FP16) Each component is 1:5:10 MSb-sign:exponent:fraction	63:48	47:32	31:16	15:0
RGB 64-bit 16:16:16:16 Float RGBA (FP16) Each component is 1:5:10 MSb-sign:exponent:fraction	63:48	15:0	31:16	47:32
RGB 64-bit 16:16:16:16 UINT BGRA Each component is 16 bit unsigned integer	63:56	47:32	31:16	15:0
RGB 64-bit 16:16:16:16 UINT RGBA Each component is 16 bit unsigned integer	63:56	15:0	31:16	47:32
RGB 32-bit XR_BIAS 2:10:10:10	31:30	9:0	19:10	29:20
16-bit BGR 5:6:5	N/A	15:11	10:5	4:0
64-bit formats supported only on the HDR planes.				

## **YUV 420 Planar**

Name	Y	U	V
YUV 4:2:0 8 bpc - NV12	7:0	15:8	7:0
YUV 4:2:0 10 bpc - P010	15:6	31:22	15:6
YUV 4:2:0 12 bpc - P012	15:4	31:20	15:4
YUV 4:2:0 16 bpc - P016	15:0	31:16	15:0

#### **YUV 422 Packed**

Name	<b>Y1</b>	U	<b>Y2</b>	V
YUV 4:2:2 YUYV 8 bpc	7:0	15:8	23:16	31:24
YUV 4:2:2 UYVY 8 bpc	15:8	7:0	31:24	23:16
YUV 4:2:2 YVYU 8 bpc	7:0	31:24	23:16	15:8
YUV 4:2:2 VYUY 8 bpc	15:8	23:16	31:24	7:0
YUV 4:2:2 YUYV 10 bpc - Y210	15:6	31:22	47:38	63:54
YUV 4:2:2 YUYV 12 bpc - Y212	15:4	31:20	47:36	63:52
YUV 4:2:2 YUYV 16 bpc - Y216	15:0	31:16	47:32	63:48

#### **YUV 444 Packed**






Name	Ignored	Υ	U	V
YUV 4:4:4 8 bpc	31:24	23:16	15:8	7:0
YUV 4:4:4 10 bpc - Y410	31:30	19:10	9:0	29:20
YUV 4:4:4 12 bpc - Y412	63:52	31:20	15:4	47:36
YUV 4:4:4 16 bpc - Y416	63:48	31:16	15:0	47:32

## **Horizontal Flip**

When plane horizontal Flip is enabled with rotation, the horizontal flip operation is logically performed first followed by the rotation operation. The sample results are shown below.






## Display 11.5+ DSC

Register List					
DSC_PICTURE_PARAMETER_SET_0					
Field "Allow double buffer update disable" is not from DSC standard.					
Field vbr_enable setting as "1" is not supported.					
DSC_PICTURE_PARAMETER_SET_1					
DSC_PICTURE_PARAMETER_SET_2					
DSC_PICTURE_PARAMETER_SET_3					
DSC_PICTURE_PARAMETER_SET_4					
DSC_PICTURE_PARAMETER_SET_5					
DSC_PICTURE_PARAMETER_SET_6					
DSC_PICTURE_PARAMETER_SET_7					
DSC_PICTURE_PARAMETER_SET_8					
DSC_PICTURE_PARAMETER_SET_9					
DSC_PICTURE_PARAMETER_SET_10					
DSC_PICTURE_PARAMETER_SET_11					
DSC_RC_BUF_THRESH_0					
DSC_RC_BUF_THRESH_1					
DSC_RC_RANGE_PARAMETERS_0					
DSC_RC_RANGE_PARAMETERS_1					
DSC_RC_RANGE_PARAMETERS_2					
DSC_RC_RANGE_PARAMETERS_3					
DSC_PICTURE_PARAMETER_SET_12					
DSC_PICTURE_PARAMETER_SET_13					
DSC_PICTURE_PARAMETER_SET_14					
DSC_PICTURE_PARAMETER_SET_15					
DSC_PICTURE_PARAMETER_SET_16					
Fields "slice_row_per_frame" and "slice_per_line" are not from DSC standard.					
DSC_CRC_CTL_A					
DSC_CRC_RES_A					
[RegisterGroup] VDSC_INSTANCES					

#### **VDSC**

VDSC feature compresses the raw pixel bytes into compressed byte stream as per VESA DSC specification. The pixel stream can be injected into VDSC as shown below at any of the 3 different input ports. In a typical use case, VDSC can split the pipe frame into left/right (front/back in MIPI) halves and uses 2 VDSC engines to compress each half and then joins the compressed byte streams from 2 VDSC engines into a single compressed byte stream. Each VDSC engine is configured with its own PPS register set.

Each VDSC operates with 1 ppc throughput and this becomes a limitation when the pixel clock is higher than the VDSC clock (cdclk). These cases are supported by running 2 VDSC engines in parallel, effectively realizing 2ppc throughput.



The following datapath options are supported in the VESA based compression engine. The top mux output is designated as left (front) and bottom mux output is designated as right (back) in the case of split streams. Stream joiner output can only feed into the top mux output. If the input frame is divided



into an even number of slices (say, N) by enabling the splitter, then the corresponding branch parameters such as picture width and slice width need to be adjusted accordingly. For example, if the input frame (pipe source in the diagram above) is divided into 4 slices per scanline then the slice width on each branch will be HACTIVE/4 and the picture width on each branch will be HACTIVE/2.

#### **Compression Engine Modes of Operation**

Mode	Splitter Enabled	VDSC Enabled	Joiner Enabled	Notes
Bypass mode	No	No	No	Non-PSR2 stream
				eDP PSR2: same as bypass except for input source to DSC engine
				Output on left VDSC branch only.
VDSC enabled mode	No	Yes	No	MIPI: see the MIPI table below
				Pixel rate is limited w/o splitter, see resolution support page
				Output on left VDSC branch only.
Split mode	Yes	No	No	Required for eDP CoG/MSO without VDSC Required for MIPI dual link (front/back and interleaving) w/o VDSC Output on left and right VDSC branches.
Split/Compress	Yes	Yes	No	Required for eDP CoG/MSO with VDSC
mode				Required for MIPI dual link with VDSC
				Output on left and right VDSC branches.
Joiner enabled mode (small joiner)	Yes	Yes	Yes	Cannot work with CoG Output on left VDSC branch only.

## **Big Joiner**

The above DSC engine can achieve compression over multiple pipes to compress 8K image size as shown below. A frame can be divided and processed by 2 adjacent pipes, compressed by their associated VDSC engines, then the compressed pixels streams from 2 pipes will be joined into a single compress pixel stream. In this 8K scenario the frame is compressed by a total of 4 VDSC engines in parallel. We have separate PPS DIP packet defined on per transcoder basis.

In the case of big joiner mode, video timings are determined by the attached transcoder.


Big joiner mode cannot be used if compression is bypassed in VDSC.

Big joiner mode cannot be used if small joiner is not enabled.

The front-end display requirements in the case of big joiner mode are same as in dual port 8K configuration. Audio works same as in other display configurations.


In display 11.5 version of DSC:

- Compression engine is moved to the pipe and all pipes support VDSC.
- Any two adjacent pipes can be joined together as shown below to support even higher resolutions (example: 8k).





## **VDSC Slice Options**



slice row per frame=N

slice row per frame=N

- Each DSC branch supports 1 or 2 horizontal slices.
- Both branches must be enabled with small joiner, so pipe output is 2 or 4 horizontal slices
- Final port output without big joiner (1 pipe alone) is 2 or 4 horizontal slices.
- Final port output with big joiner (2 pipes combined) is 4 or 8 horizontal slices.
- For non-MSO use cases, Horizontal active must be an integer multiple of slice width in pixels. For MSO use cases, overlap pixels need to be included.
- Each DSC branch slice\_per\_line = number of horizontal slices this DSC branch is processing = number of horizontal slices for full frame / number of DSC branches enabled for this video stream
- Minimum vertical slice (slice row) count is 1.
- Maximum vertical slice (slice row) count is 4095.
- Vertical active must be an integer multiple of slice height in lines.
- Each DSC branch slice\_row\_per\_frame = number of vertical slices = vertical active / slice height
- VDSC spec implies that 108 lines is an optimal slice height, but any size can be used as long as vertical active integer multiple and maximum vertical slice count requirements are met.
- Each DSC branch pic\_height = vertical active
- non-MSO: Each DSC branch pic\_width = horizontal active / number of DSC branches enabled for this video stream. PPS transmitted to receiver must use full width.
- MSO: Each DSC branch pic\_width = horizontal active / number of DSC branches enabled for this video stream + overlap pixels. PPS transmitted to receiver must use full width.

## **Programming considerations and restrictions**

DP 1.4a RESTRICTION: For every VDSC instance, active video height must be an integer multiple of slice height.

DSC 1.2a slice height recommendation: Based on empirical data the optimal slice height is 108.

The default slice height can be set to a value that satisfies the above as follows.

slice height = ~108 and picture height = N \* slice height where N is an integer.

Below are the checklist items to program VDSC.

- DSS registers to configure VDSC branches
- Picture parameter set register programming for each VDSC branch
- Link M/N programming for compression enabled use cases
- Transcoder data island packet for PPS



Note that there is no implicit order to program compression engine's PPS and DSS registers other than that they need to be programmed prior to a VBLANK.

<b>DSI Configuration</b>	Splitter	Joiner	<b>DSC to DSI Mapping</b>	Notes
Single link - single pipe	Yes	Yes	DSC (L) + DSC (R) -> DSIx	Small joiner output always on left VDSC branch.
Dual independent links	Yes	Yes	PipeX -> DSC (L) + DSC (R) -> DSI0 PipeY -> DSC (L) + DSC (R) -> DSI1	Each pipe will instantiate its own DSS unit to drive pixels to one of the DSI ports.
Dual link - single pipe	Yes	No	Pipe A DSC(L) - DSI0 Pipe A DSC(R) - DSI1	Both ports must be bound to the same pipe AND DSIO must be configured for Port Sync Mode. Only pipe A can be used.

The following rules determine the highest output bpp that the design can support in various compression scenarios.

**Pipe BW check**: Pixel clock < PPC \* CDCLK \* number of pipes

**Link BW check**: output bpp < number of lanes \* DDICLK \* 8 / Pixel clock

Big joiner BW check

output bpp <= PPC \* CDCLK \* 24 bits / Pixel clock

**Small joiner RAM check**: output bpp <= joiner RAM (bits) / Horiz. width

Note that horizontal width has to account for overlap and dummy pixels in CoG use cases.

**Greatest allowed DSC output BPP** = INT( MIN (output BPP from Link BW check, output BPP from Big joiner BW check, output bpp from small joiner RAM check) )

For cases where FEC is enabled, pixel clock is replaced by pixel clock/0.972261 in the above calculations.

#### **Smaller Joiner RAM Size**

7680 bytes per pipe, 15360 bytes for two joined pipes

Example:

CDCLK = 336 MHz, DDICLK = 810 MHz, PPC = 2 pixels/cycle, DP lanes = 4, input Pixel BPP = 30, Pixel clock (CVT) = 1026 MHz, Horiz. width = 3840 pixels

Greatest allowed DSC output BPP = INT( MIN (output BPP from Link BW check, output BPP from Big joiner BW check, output bpp from small joiner RAM check) )

= INT( MIN (25.26, 15.71, 32) )

= INT(15.71)

= 15



# **Design Support**

With dual pipe configuration, HW is capable of supporting maximum of 8 slice per line. (Big joiner mode and dual pipe cases)

With single pipe configuration, HW is capable of supporting maximum of 4 slice per line. (Small joiner and single pipe cases)

Input pixel format	Max input width	Output bits per pixel <sup>(1)</sup>	DSC Standard	Additional notes
RGB 24 and 30 bpp	5120 pixels per pipe, 8192 across two joined pipes	8 to 23 <sup>(2)</sup>	v1.1	DSC supported with PSR1, not PSR2.

<sup>(1)</sup>BPP at max input width

#### **Transcoder**

# **Transcoder DSI Function**

The following registers are specific to the MIPI Display Serial Interface (DSI) ports. Both DSI Controller (i.e. the DSI Protocol Layer) and D-PHY (i.e. the DSI Physical Layer) registers are listed here.

Registers
DSI specific functional configuration registers:
TRANS_DSI_FUNC_CONF
Control for DSI protocol timers:
DSI_PWAIT_TO
DSI_HTX_TO
DSI_LRX_H_TO
DSI_TA_TO
DSI_CALIB_TO
DSI interrupt registers:
DSI_INTER_MSK_REG
DSI_INTER_IDENT_REG
DSI timing control registers:
DSI_CLK_TIMING_PARAM
DSI_DATA_TIMING_PARAM
DSI_TRIG_TX_TIME
DSI_ESC_CLK_DIV
DSI_T_INIT_MASTER
DSI_T_WAKEUP
DSI_IO_MODECTL

<sup>&</sup>lt;sup>(2)</sup>Use the rules above to calculate maximum bpp

<sup>&</sup>lt;sup>(3)</sup>FEC is enabled. See the DDI FEC section for FEC support.



Registers	
DSI command transmit/receive control:	
DSI_CMD_FRMCTL	
DSI_CMD_TXCTL	
DSI_CMD_RXCTL	
DSI_LP_MSG	
DSI receive data (header and payload):	
DSI_CMD_RXHDR	
DSI_CMD_RXPYLD	
DSI transmit data (header and payload):	
DSI_CMD_TXHDR	
DSI_CMD_TXPYLD	
DC state control:	
DSI_DCSTATE_CTL	

The following registers are common across all ports, in which the DSI port is one of them.

Registers
<b>Transcoder Control</b>
TRANS_CONF
TRANS_STEREO3D_CTL
Transcoder Timing
TRANS_HTOTAL
TRANS_HSYNC
TRANS_VTOTAL
TRANS_VSYNC
TRANS_SPACE
TRANS_VSYNCSHIFT
<b>Transcoder DDI Function</b>
TRANS_DDI_FUNC_CTL
TRANS_DDI_FUNC_CTL2



# **Programming Reference**

#### **Burst Mode Considerations**

The MIPI DSI Burst Mode is a Video Mode concept where the transcoder delivers pixels to the Panel at a higher bandwidth than the pixel rate required to maintain the display timings. Note that there is no concept of Burst Mode in Command Mode since the Host is not maintaining the display timings and should be sending the pixels to the Panel as fast as possible.

Burst mode can be achieved in Video Mode by one of the following methods:

- 1. Program the Link speed to the minimum frequency needed to satisfy the resolution pixel rate and compress the pixel stream. This is assuming the minimum frequency is less than or equal to the maximum frequency supported.
- 2. Program the Link speed to a supported frequency that will generate a pixel rate greater than what is required to satisfy the resolution pixel rate

It is important to understand that the DSI transcoder uses the Horizontal Total, Sync Start, and Sync End programming (programmed in terms of pixels) to calculate the number of 1X clocks needed to attain the desired H. timings to the Panel. Hardware uses the following equation to perform this conversion:

H. Time (in 1X clocks) = ceiling( (H. Size \* bpp) / (Operating Width \* 8)

Some notes on this equation:

- 1. The "bpp" term is the pixel format being transmitted to the Panel
- 2. 24bpp should be used for compressed pixel streams
- 3. Hardware does not know what frequency the Link is running at, so it is the responsibility of Software to program the Link frequency appropriately to meet the desired pixel rate

In a non-Burst Mode of operation, Software will program the Link speed to a frequency that will generate the pixel rate on the Link needed to satisfy the Panel's resolution. In this case the H. timings that Hardware calculates will correlate directly to the H. timings (in pixels) that Software programs. In other words, the 1X clock period is equal to the pixel rate needed for the resolution. However, for a Burst Mode method where the Link speed is running at a higher frequency, the period of the 1X clock is going to be less than the theoretical pixel rate period, so Software will need to account for that by adjusting the H. Total, Sync Start, and Sync End timings. In other words, the H. timings will need to be increased to offset the faster 1X clock frequency.

Calculating the Horizontal burst timings in pixels is simply taking the normal H. timing parameter and multiplying it by the burst ratio, where the burst ratio is:

Burst Frequency Ratio =  $f_{8X \text{ Burst}} / f_{8X \text{ Minimum}}$ 

H. Timing Burst = ceiling( H. Timing Non-Burst \* Burst Frequency Ratio )



#### Example:

H. Active	3072	pixels
H. Blank	160	pixels
H. Front Porch	48	pixels
H. Sync	32	pixels
V. Active	1920	lines
V. Blank	55	lines
Frames per Second	60	fps
<b>Pixel Format</b>	18	bits per pixel
<b>Operating Width</b>	4	lanes
Pixel Frequency	382.99	Mega pixels per frame
8X Min Frequency	1723	MHz
8X Burst Frequency	2500	MHz
<b>Burst Frequency Ratio</b>	1.451	

H. Total Burst= ceiling( (3072 + 160) \* 1.451 ) = 4690 pixels

H. Sync Start Burst = ceiling( (3072 + 48) \* 1.451 ) = 4527 pixels

H. Sync End Burst = ceiling((3072 + 48 + 32) \* 1.451) = 4574 pixels

# Programming Horizontal Timings in Video Mode when operating with compressed pixels

When a Horizontal resolution requires a Link speed that is greater than the maximum supported frequency, then compression can be used to reduce the Link speed to a frequency that is within a supported frequency. When the transcoder is operating within this regime, then similar to the Burst Mode described above, the Horizontal timings (H. Total, Sync Start, and Sync End) will need to be adjusted to account for a Link speed that is slower than what the non-compressed Link speed would need to be running at.

H. Timing Compressed = ceiling( H. Timing Non-Compressed \* Compression Frequency Ratio )

Compressed Frequency Ratio =  $f_{8X \text{ Compression}} / f_{8X \text{ Non-Compressed}}$ 

# intel

#### Example:

H. Active	5120	pixels
H. Blank	160	pixels
H. Front Porch	48	pixels
H. Sync	32	pixels
V. Active	3200	lines
V. Blank	91	lines
Frames per Second	60	fps
<b>Pixel Format</b>	24	bits per pixel
<b>Operating Width</b>	4	lanes
Pixel Frequency	1042.5888	Mega pixels per second
8X Non-Cmp Frequency	6255.5	MHz
8X Cmp Frequency	2211.6	MHz
<b>Cmp Frequency Ratio</b>	0.3535	

H. Total Burst= ceiling( (5120 + 160) \* 0.3535 ) = 1867 pixels

H. Sync Start Burst = ceiling((5120 + 48) \* 0.3535) = 1828 pixels

H. Sync End Burst = ceiling( (5120 + 48 + 32) \* 0.3535 ) = 1839 pixels

# **Determining Minimum Horizontal Blanking Regions**

When in Video Mode, there are instances where the DSI controller does not have enough time to let the link transition to the LP state before the next HS burst. In these instances, the controller transmits a Blanking packet to keep the link in the HS state. However, Blanking packets are long packets (i.e. a packet header + payload + payload CRC) which means that the time between non-Blanking packet HS bursts (i.e. blanking regions) must be big enough to transmit a minimum sized Blanking packet.

Per the DSI specification, a long packet can carry zero bytes of payload (i.e. a packet header + payload CRC), but to simplify the hardware the transcoder expects the Blanking packet to carry a payload, and to keep the CRC boundary conditions to a minimum, the transcoder expects the payload to be **greater** than 4 bytes. Therefore, the minimum sized Blanking packet size that the controller can support is **11 bytes**.



In addition to the minimum Blanking Packet size, the blanking region must also account for protocol overhead (i.e. Pixel Packet header and payload CRC, and Sync Packets). The overhead within each horizontal blanking region differs slightly as shown within the following table.

Blanking Region	Size (Bytes)	Notes	
Horizontal Front Porch	17	11B for minimum Blanking Packet, 6B for Pixel Packet header and payload CRC	
Horizontal Sync	15	11B for minimum Blanking Packet, 4B for Horizontal Sync Start packet	
Horizontal Back Porch	15-19	11B for minimum Blanking Packet, 4B for Horizontal Sync End packet, 4B for Pixel Packet header.	
		Additional notes:	
		<ol> <li>HW subtracts the Pixel Packet header from this region which is why the additional 4B is added to the minimum.</li> </ol>	
		During Sync Event model the H. Sync End packet is not transmitted, so those 4B can be recovered.	

Given the above, the number of byte clocks for a minimum sized blanking region can be calculated with the following equation.

Min Blanking Region (Byte clocks) = Ceiling(Region Size / Operating Width)

The following table lists the blanking region size in number of Byte clocks across the different operating widths:

Blanking Region	<b>x1</b>	<b>x2</b>	х3	<b>x4</b>
Horizontal Front Porch	17	9	6	5
Horizontal Sync / Horizontal Back Porch (Event)	15	8	5	4
Horizontal Back Porch (Pulse)	19	10	7	5

All the horizontal timings to the transcoder's timing generator is defined in pixels, so the minimum blanking region needs to be translated to the pixel domain. Recall from above, we have the following equation to translate the horizontal timings from the pixel domain to the number of 1x (i.e. Byte) clocks.

H. Time (in 1X clocks) = Ceiling( (H. Size \* Format bpp) / (Operating Width \* 8) )

Minimum H. Size (in pixels) = Ceiling( (Min Blanking Region \* Operating Width \* 8) / Format bpp )

#### Where:

- 1. The equation is assuming the minimum horizontal pixel size result is one-based. Software will need to convert the size to zero-based when programming the horizontal timing registers
- 2. "H. Time (in 1X clocks)" = "Min Blanking Region"
- 3. The numerator of the equation will be a constant for each operating width and represents the blanking region size in terms of bits



# **Determining Vertical Blank in DBI**

When operating in Command Mode (i.e. DBI) the DSI transcoder is not responsible for the timings to the Panel, but it does need to maintain some timings to the Display Engine. Specifically, the Display Engine requires a certain amount of Vertical blanking time to fetch enough of the image from memory to supply the required bandwidth to the DSI transcoder. The minimum Vertical blanking time (in lines) that the Display Engine needs is:

```
V. Blank = ceiling(400us / Line Time)
```

The time it takes the DSI transcoder to transmit a line (i.e. Line Time) is given by the following equation:

```
Line Time = # Byte clocks per line * Byte clock period
```

Line Time = [(H. Total \* Bytes per Pixel) / Operating Width] \* Byte clock period

# Example:

```
H. Total = 4256 pixels

8X Clock = 2500 MHz = 3.2ns Byte clock period

Pixel Format = RGB888 = 3 Bytes per Pixel

Operating Width = 4

Line Time = [(4256 * 3) / 4] * 3.2ns = 10.214us


V. Blank = ceiling(460 / 10.214) = 46 lines
```

# **Extending Vertical Blank for Lower Frame Rates in DPI**

A power saving option when the DSI transcoder is running in Video Mode is to extend the V. Blank time of the frames while running the clocks at the frequency required for the highest refresh rate. Normally, the transcoder expects the frame timings to be programmed before the timing generator is enabled and it expects the timings to remain unchanged while the timing generator is enabled, but for the Vertical timings if Software programs them at the right time, the transcoder should be able to handle the change seamlessly.

Specifically for this functionality, Software will be changing the V. Total field of the **TRANS\_VTOTAL** register to either extend or reduce the V. Blank duration to get the desired frame rate. Since the DSI transcoder's timing generator only looks at this field when it is in the Vertical Back Porch, Software shall program the desired V. Total during the vertical active region (i.e. lines 0 to V. Active). **To ensure there is no glitching on the V. Active field of the TRANS\_VTOTAL register, Software shall disable the byte enables for that portion of the register when re-programming the V. Total field.** 






# **Performing LP Transactions in Video Mode**

When in Video Mode the Host is responsible for transmitting the timing information to the Panel. Low Power communication is a very low bandwidth mode of operation on the Link (about 10 Mbps), so it is critical that there is enough time between scheduled synchronous timing packets to perform any LP transactions.

The following latencies need to be accounted for if a LP transaction is going to be performed:

- The available time between Sync packets in the Vertical blanking region
- HS to LP and LP back to HS Link transition latencies (HS to HS latency)
- Bus Turn-Around (BTA) latency, if doing a BTA
- LP transmission

The below diagram illustrates the durations available for LP communication within a Vertical blank line time.





The amount of time available for the LP transactions within the V. blanking region is dependent on whether the transcoder is in the Sync Pulse of Event mode.

Sync Mode	<b>BLLP Duration</b>
Pulse	H. Total – (H. Sync End – H. Sync Start)
Event	H. Total

Since the Horizontal timings are defined in terms of pixels, the BLLP Duration needs to be converted to the Byte clock domain using the following equation:

Number of Byte Clocks = Ceiling( (H. Size \* Bytes per Pixel) / Operating Width )

The HS to HS transition latencies are given in the following table:

CLK Lane in LP?	HS2HS Transition Latency		
Yes	(N * 17) + 12		
No	(N * 7.5) + 4		

Where N is the number of Byte clocks per Escape clock

$$N = ceiling( f_{Link} (MHz) / 160 )$$

Note that the above Link transition latencies assumes the default HW maintained timing parameters. If any of the timing parameters are being overridden by SW, than that needs to be accounted for.

So, given the above, the amount of time available for the actual LP transmissions is given as the following:

Direction of LP Transaction	Allowed Duration
Tx	BLLP Duration – HS2HS Latency
Rx	BLLP Duration – HS2HS Latency – Turnaround Timeout

Some things to note on the above durations:

- 1. For the receive direction, the maximum amount of time given to perform a BTA is defined by the Turnaround Timeout (DSI\_TA\_TO). This timeout is in Escape clocks, so it will need to be multiplied by N
- 2. For the receive direction, Software should program the LP RX Timer Timeout (DSI\_LRX\_H\_TO) to the allowed Rx duration.




3. For the receive direction, Software should program the Set Maximum Return Packet Size to account for the allowed Rx duration. Note that the value programmed should take into account the overhead of the Escape Mode entry, exit, packet header, and payload CRC.

# **Programming DSI\_TA\_TO and DSI\_LRX\_H\_TO**

The TA\_TO and LRX\_H\_TO timers specify how long the DSI controller (i.e. the Host) will allow the panel to own the bus when there is a bus turn-around in progress.

For the turnaround time (DSI\_TA\_TO), the sequence to turn the Data Lane around is given below:



The table below shows the latency of a bus turn-around.

Sequence Step	HW Maintained (1)	SW Override (1)
LP10	1	1
LP00	1	1
LP10	1	1
<b>V</b> OL <sup>(2)</sup>	1	1
LP00 (3)	6	TA-SURE + TA-GET
LP10	1	1
LP11	1	1
Guardband (4)	2	2
TOTAL:	14	8 + TA-SURE + TA-GET

#### Notes:


- 1. The latencies are in terms of Escape clocks (i.e. TLPX)
- 2. From when the Physical layer starts driving the TA-SURE step of the sequence (i.e. LP10 to LP-00), there is a short latency for the 1->0 transition to pass the  $V_{OL}$  threshold. This latency is less than

# intel

one  $T_{LPX}$ , but since the granularity of the timeout timer is at the Escape clock granularity, this step is rounded up to one Escape clock.

- 3. TA-SURE, and TA-GET timing parameters are maintained by the Host and can, therefore, be overridden by Software. HW maintains a TA-SURE of 1 T<sub>LPX</sub> and a TA-GET of 5 T<sub>LPX</sub>
- 4. The guardband is to account for any clock crossings

For the amount of time that the panel should be allowed to own the link (DSI\_LRX\_H\_TO), the timeout value is dependent on the maximum amount of data that the panel could have to send back to the Host. The worst case amount of data the panel can send back to the Host is a READ return followed by an Acknowledge and Error packet.



Sequence Step	Duration (1,2)	
Escape Mode Entry	5	
Escape Entry Cmd	16	
LP Packets	READ Hdr: 64  READ Pyld: 512 (3)  READ Pyld CRC: 32  Ack & Error Hdr: 64 (4)	
Mark-1 and Stop State	2	
Bus Turn-Around	14	
Total:	709	

#### Notes:

- 1. When in the Escape Control domain, it takes two Escape clocks ( $T_{LPX}$ ) to transmit a given bit (e.g. the Escape Entry Command is 8 bits, so it takes 16  $T_{LPX}$  to transmit the command)
- 2. This analysis is assuming the panel is not stalling



- 3. The Host can accept up to 32 bytes of READ payload data from the panel (i.e. the Set Maximum Return Packet Size can be set up to 32). Software can control how much READ data the panel sends for each BTA.
- 4. This analysis is assuming the panel sends the Acknowledge and Error packet immediately after the READ packet.

# **Transcoder Control**

Control		
TRANS_CONF		
TRANS_STEREO3D_CTL		
[RegisterGroup] DRPOS_INSTANCES		

# **Transcoder Timing**

Transcoder
TRANS_HTOTAL
TRANS_HBLANK
TRANS_HSYNC
TRANS_VTOTAL
TRANS_VBLANK
TRANS_VSYNC
TRANS_FRM_TIME
TRANS_SPACE
TRANS_VSYNCSHIFT
TRANS_MULT
[RegisterGroup] DRPOS_INSTANCES

# **Transcoder MN Values**

On Skylake+ these values are used for DisplayPort.

There is one instance of these registers per each transcoder.

For dynamic switching between multiple refresh rates, M/N values may be reprogrammed on the fly. The link N should be programmed last to trigger the update of all the data and link M and N registers and then the new M/N values will be used in the next frame that is output.

**DATAM** 

DATAN

LINKM

LINKN

[RegisterGroup] DRPOS\_INSTANCES

Clocks:



ls\_clk is the link symbol clock. i.e. 270 MHz for HBR.

strm\_clk is the stream clock, which is the video pixel rate or dot clock.

cdclk is the core display clock.

The link only operates in Synchronous Clock mode. The link clock and stream clock are synchronous and the link M and N values stay constant for a given pixel rate.

#### **Calculation of TU:**

TU is the Transfer Unit used in SST.

TU size = 64 (recommended)

#### Calculation of Data M, and Data N:

Note that for 4:2:0 format the number of bytes per pixel will be half the number of bytes of RGB pixel.

Active/TU Size = Payload/Capacity = Data M/N

Workaround		
Context:	Low Bandwidth SST over High BW link	

Workaround

Active/TU size = Data M/N

Select link rate such that there is at least 1 active symbol in every TU for any given dot clock.

An example where this check fails is 720p with YUV 4:2:0 pixel format over HBR3 channel:

Active/64 = (27 \* 1.5) / (810 \* 4) results in Active 1.

Compression Ratio (CR) = DisplayPort Compression enabled ? min(ratio1,ratio2) : 1

- ratio1 = Compressor BW / Link BW = (cdclk \* bytes per pixel) / (ls\_clk \* number of lanes)
- ratio2 = (Horizontal active in pixels \* bytes per pixel / 4) / ((Horizontal active in pixels \* bytes per pixel / 8)
   +2)

Data  $M/N = (strm_clk * bytes per pixel) / (CR * ls_clk * number of lanes)$ 

The data M/N should be calculated as below for the eDP cases with VESA DSC.

First compute the compression ratio based on the DSC PPS parameters as follows.

#### without FEC:

Compression Ratio (CR) = bits\_per\_component \*3 / bits\_per\_pixel

If eDP CoG (2x2 or 2x1) with VESA compression

Data  $M/N = (strm_clk_{cog} * bytes per pixel) / (CR * ls_clk * number of lanes / 2)$ 

else if eDP with VESA compression (no CoG)

Data M/N = (strm clk \* bytes per pixel) / (CR \* ls clk \* number of lanes)



Note1: Data M/N remains unchanged between CoG and non-CoG because the reduction in the number of lanes is compensated by the reduction in stream clock.

Note2: The actual stream clock on pipe side will be twice the stream clock computed in the CoG case above.

#### with FEC:

Compression Ratio (CR) = bits\_per\_component \*3 / bits\_per\_pixel

If eDP CoG (2x2 or 2x1) with VESA compression

Data M/N =  $((strm\_clk_{cog} * bytes per pixel) / (ls\_clk * number of lanes / 2)) * 1/(0.972261 * CR)$ 

else if eDP with VESA compression (no CoG)

Data  $M/N = ((strm_clk * bytes per pixel) / (ls_clk * number of lanes)) * 1/(0.972261 * CR)$ 

Note1: Data M/N remains unchanged between CoG and non-CoG because the reduction in the number of lanes is compensated by the reduction in stream clock.

Note2: The actual stream clock on pipe side will be twice the stream clock computed in the CoG case above.

Programming Note				
Context:	DP FEC DSC			

The data M/N should be calculated as below for the case FEC is enabled over the link in order to account for the 2.4% overhead.

Data M/N = ((strm\_clk \* bytes per pixel)/(ls\_clk \* number\_of\_lanes)) \* 1/(0.972261)

If compression is also enabled, then the following calculation should be used.

Data M/N = ((strm\_clk \* bytes per pixel)/(ls\_clk \* number\_of\_lanes)) \* 1/(0.972261\*CR)

#### **Calculation of Link M and Link N:**

Link M/N = strm\_clk / ls\_clk

#### Restriction on clocks and number of lanes:

Number of lanes >= INT(strm\_clk \* bytes per pixel / ls\_clk)

# Restrictions on the Virtual Channel (VC) payload size in DisplayPort MST mode

- In a x1 lane config, each pipe stream on the link must use a VC payload size that is a multiple of 4.
- In a x2 lane config, each pipe stream on the link must use a VC payload size that is a multiple of 2.
- In a x4 lane config, each pipe stream on the link must use a VC payload size that is a multiple of 1.




# **Transcoder VRR Function**

VRR Registers

VRR Flipline TRANS\_VRR\_FLIPLINE VRR Status2 TRANS\_VRR\_STATUS2

#### **VRR Overview**

In the adaptive sync mode (a.k.a. VRR or Variable Refresh Rate), the display engine adapts itself to render speed by adjusting its refresh rate dynamically. Adaptive sync mode is supported both on eDP and DP. The dot clock is set to support the peak desired refresh rate for a given resolution and link clock. A minimum and maximum vertical blank (vblank) period is specified and the display hardware stretches or shrinks the actual vblank period based on the required refresh rate.





#### **VRR Details**

VRR stretches the beginning of vblank until the vblank needs to be terminated, then double buffer registers are updated (sync flips complete), framestart is triggered (after a delay), the display pipeline fills, and vblank ends.


The vblank period is constrained by the registers specifying vertical total (Vtotal) lines maxium (Vmax) and minimum (Vmin). The Vtotal contains the Vblank and vertical active (Vactive) region of each display frame. The minimum Vblank must at a minimum contain the framestart delay and pipeline fill.

When there is a frame update (flip or other update), software triggers the termination of vblank by setting the transcoder Send Push bit (push bit). The start of termination may be immediate, or delayed, depending on flip line and max shift. Hardware clears the push bit when the vblank termination begins. The vblank termination is the flip decision boundary, or latest time a push will be serviced. If a push is set after flip decision boundary, it will be held until the next vblank and serviced there.

Flip Line provides a frame by frame programmable limit on the minimum Vtotal. The flip line is programmed before the push. Hardware calculates the flip line decision boundary = flip line value - pipeline fill - framestart delay. If push happened before that boundary point, the vblank termination starts at that boundary point. If push happens after that boundary point, the vblank termination starts immediately.

When software does not trigger termination, the vblank automatically terminates when the programmed vertical max (Vmax) will be reached. Hardware calculates the Vmax decision boundary = Vmax - pipeline fill - framestart delay, and starts termination at that boundary point.






#### **Max Shift**

Some panels may have a restriction on the maximum change in refresh rate between two consecutive frames. A vblank maximum shift (VMAXSHIFT, max shift) value is programmed which specifies the maximum number of lines that the vblank period can increase and decrease per frame.

With max shift the Vtotal of the previous frame impacts the Vtotal of the current frame. The current Vtotal will range from MAX(Vmin, Previous Vtotal - VMAXSHIFT Decrement) to MIN(Vmax, Previous Vtotal + VMAXSHIFT Increment). The resulting current Vtotal within that range will be decided by the push.

Max shift can be configured to be ignored, disabling it. Max shift is not supported with flip line or ASFU.





#### **Double-Buffer Behavior**

The push mode causes VRR to affect all pipe and plane double-buffered registers. As the vblank sent to the panel (timing generator vblank or undelayed vblank) stretches it delays the assertion of vblank sent to the pipe (pipe vblank or delayed vblank), which is used as the double-buffer update for all of the pipe and planes. When VRR begins to terminate the vblank, the delayed vblank asserts, triggering the double buffer update before the framestart and pipeline fill. As a result, double-buffer registers will update after the push is set, or in a non-ASFU case, when vmax decision boundary is reached.

#### **ASFU**

Adaptive Sync Frame Update (ASFU) changes the VRR behavior when max vertical is reached so that it enters PSR instead of terminating vblank and starting another frame. A later push then causes PSR exit with minimum vblank (flip line value ignored at PSR exit). The VRR behavior with push before Vmax decision boundary is unchanged by ASFU.

# intel

Low Refresh Rate Hblank Vactive Vtotal Vmax Vblank Vblank stretching **PSR Link Off** ·Push-**PSR Exiting** Framestart delay + ↑ Vblank Pipeline fill Vtotal Hblank Vmin Vactive

**ASFU** 




#### **VRR Scenarios**

#### Minimum vblank

If push happens before flip line decision boundary and flip line value is Vmin+1, the vblank is minimized and the plane and pipe double-buffer registers update at the start of timing generator vblank.

Vmin+1 = Flip line ≤ Vmax
Push before flip line decision boundary
Result: Vblank ends at flip line




# Medium vblank terminated at flip line

If push happens before flip line decision boundary and flip line value is greater than Vmin and less than or equal to Vmax, the vblank will stretch and the plane and pipe double-buffer registers update at the flip line decision boundary.




Vmin < Flipline < Vmax
Push before flip line decision boundary
Result: Vblank ends at flip line



# Medium vblank terminated at push

If push happens after flip line decision boundary and before Vmax decision boundary, the vblank will stretch and the plane and pipe double-buffer registers update at the push.


Vmin < Flip line < Vmax
Push between flip line and Vmax decision boundaries
Result: Vblank ends after flip line and before Vmax






# Maximum vblank terminated at flip line

If push happens before flip line decision boundary and flip line value is equal to Vmax, the vblank will stretch to the max and the plane and pipe double-buffer registers update at the Vmax and flip line decision boundary.



#### Maximum vblank terminated at Vmax


If PSR is disabled and push happens after Vmax decision boundary, the vblank will stretch and the plane and pipe double-buffer registers update at the Vmax decision boundary.





#### **Maximum vblank enters PSR**

If PSR is enabled (for ASFU) and push happens after Vmax decision boundary, the vblank will stretch and enter PSR after the Vmax decision boundary. The push then causes PSR exit with minimum vblank (flip line ignored at PSR exit) and the plane and pipe double-buffer registers update at the start of vblank.



# **Programming Sequence**

- 1. Enable VRR
  - This can be done after mode set (called VRR Enable Sequence 1), or during mode set in the step that configures transcoder timings and other pipe and transcoder settings so that VRR is enabled from the first frame (called VRR Enable Sequence 2).
  - 1. Configure VRR timing and control registers
    - TRANS\_VRR\_CTL Pipeline Full Override must be set and the FrameStart to Pipeline Full LineCount programmed.
    - TRANS\_PUSH Push Enable must be set.
    - If max shift, TRANS\_VRR\_CTL Ignore Max Shift and Flip Line Enable must be clear, else Ignore Max Shift and Flip Line Enable must be set.
  - 2. Set TRANS VRR CTL VRR Enable
  - 3. If ASFU, enable PSR See Panel Self Refresh chapter
- 2. Screen updates, repeat as needed for each update
  - Program the double-buffer registers that need updating



- There will be a double-buffer update at Vmax decision boundary if ASFU is not used, so care must be taken to ensure multiple resource programming does not straddle the double-buffer update point and cause non-atomic updates.
  - Options
    - Use ASFU so that PSR is entered at Vmax.
    - Align programming to happen before the Vmax decision boundary.
    - Use double buffer disable/stall mechanisms to stall double buffering until all programming is complete.
- 2. If not max shift, program Flip Line value in TRANS\_VRR\_FLIPLINE (this can be programmed multiple times before the next step).
  - Flip Line value cannot be changed between when the push is initiated and the push is done.
- 3. Set TRANS PUSH Send Push
- 4. Hardware will clear the Send Push when the double buffer update happens
- 5. Poll for TRANS PUSH Send Push cleared

#### 3. Disable VRR

- 1. If ASFU, disable PSR See Panel Self Refresh chapter
- 2. Clear TRANS\_VRR\_CTL VRR Enable
- 3. Stop setting push
  - Push is not needed when VRR is disabling because frames will terminate automatically.
  - Setting push after VRR is disabled will cause the push to be held until later VRR enabling. That is not validated and not supported.
- 4. Poll for VRR live status indicating VRR has disabled.
  - VRR live status takes one frame to change after VRR mode is disabled. Depending on VMAXSHIFT, the vblank length may keep changing for several frames after VRR mode is disabled, which is interrupted by disabling the transcoder or re-enabling VRR.
  - VRR double buffer update interrupt will remain active until VRR live status is deasserted.
- 5. TRANS\_PUSH Push Enable can be cleared at this point or later
- 6. VRR can be re-enabled by returning to step 1.
- 7. If port will be disabled, continue to mode set disable sequence.
  - Hardware may be capable of transcoder disable with VRR enabled, but that is not validated and not supported.

# **VRR with Port Sync Mode**

Port sync has multiple transcoders running synced together. The master transcoder will send sync signals to the slave transcoders.

Program the VRR registers the same on both transcoders when enabling VRR.



VRR\_CTL VRR Enable and TRANS\_PUSH Push Enable must be set on master and slave transcoders. The other registers may not all be necessary for the slave transcoders, but programming them differently is not validated and not supported.

When sending screen updates, only the master transcoder VRR needs to be updated. Only set push on the master transcoder and only update the flip line value on the master transcoder.

# **Starting VRR from Nominal Refresh Rate**

- 1. Driver determines the panel timings and the highest, lowest, and nominal refresh rates to support
- 2. Driver does mode set to the highest pixel rate and highest refresh rate timings (should be close to CVT1.2 RB), except it extends the vertical total so that the resulting refresh rate is nominal.
- 3. Driver enables VRR with Vmax for the lowest refresh rate and Vmin for the highest refresh rate. Vmin = the vertical total from the mode set before extending to nominal refresh rate.
- 4. Hardware will vary refresh rate between the Vmax and Vmin based on the timing of pushes and VMAXSHIFT.
- 5. When VRR is disabled the refresh rate will return to Vtotal (nominal). It will take several frames to return, depending on VMAXSHIFT.
- Steps 2 and 3 may be separated (VRR Enable Sequence 1) or combined so that VRR is enabled during the mode set (VRR Enable Sequence 2).
- The pixel rate and horizontal timings are programmed to match the highest refresh rate and do not change.

# **Starting VRR from Maximum Refresh Rate**

- 1. Driver determines the panel timings and the highest, lowest, and nominal refresh rates to support.
- 2. Driver does mode set to the highest pixel rate and highest refresh rate timings (should be close to CVT1.2 RB).
- 3. Driver enables VRR with Vmax for the lowest refresh rate and Vmin for the highest refresh rate. Vmin = vertical total from the mode set.
- 4. Hardware will vary refresh rate between the Vmax and Vmin based on the timing of pushes and VMAXSHIFT.
- 5. When VRR is disabled the refresh rate will return to Vtotal (same as Vmin). It will take several frames to return, depending on VMAXSHIFT.
- Steps 2 and 3 may be separated (VRR Enable Sequence 1) or combined so that VRR is enabled during the mode set (VRR Enable Sequence 2).
- The pixel rate and horizontal timings are programmed to match the highest refresh rate and do not change.

#### **DPCD**

Video timing information in the DP MSA (main stream attribute packet) data is designed for video modes where the parameters are static. For modes such as VRR that dynamically change the video timing, the



main stream attribute fields cannot be used. Therefore, panel DPCD registers need to be appropriately programmed for VRR use cases.

#### **VRR Restrictions**

- Interlaced mode, DRRS, Stereo 3D, and PSR2 are incompatible with VRR.
- Vmin = Vactive + framestart delay + pipeline fill
- Vmax must be greater than Vmin. Vmin < Vmax
- After push, software must wait for flip done before starting another push.
- Global Double Buffer Disable functionality is not supported with VRR.
- PSR is supported with VRR for the Adaptive Sync Frame Update (ASFU).
- ASFU is mutually exclusive with max shift.
- Flip Line must always be enabled when VRR is enabled, except if max shift is enabled.
- Flip Line is mutually exclusive with max shift.
- Flip Line value cannot be changed between when the push is initiated and the push is done.
- Flip Line value must be less than or equal to Vmax. Flip Line <= Vmax</li>
- Flip Line value must be greater than Vmin. Vmin < Flip Line.
  - Flip Line value equal to Vmin is not supported and causes vblank terminated by flip line to have an extra line.

# YUV 4:2:0 Support

#### **Overview**

YUV 4:2:0 has two modes of operation - bypass mode and full blend mode. Switching between full blend and bypass mode is supported at frame boundaries. Enabling or disabling YUV 4:2:0 pipe output requires a mode-set.

DP and HDMI ports support YUV 4:2:0 output.

# **Bypass mode (HDMI)**

In this mode the display pipeline is completely bypassed. YUV 4:2:0 planar data is fetched from memory, then packed according to the YUV 4:2:0 requirements of HDMI 2.0. All the display features in the pipeline including rotation, horizontal flip, blending, plane scaling, and pipe scaling, filtering, dithering, and range correction will not be supported and should not be enabled by software.

Plane size must match pipe active size when bypass mode is enabled.

Only one plane on the pipe can be enabled when bypass mode is enabled.

Use only plane 1 for UV and plane 6 for Y



# **Full blend mode (HDMI)**

In this mode the complete display pipeline is enabled. Input data format can be YUV or RGB. Software has to ensure that the color space is YUV before post blender scaling, since the post blender scaler is only going to be doing the subsampling from YUV 4:4:4 to YUV 4:2:0 (Y & UV scaling). Post blender Y and UV scalers will be used in 5x3 configuration (horizontal taps = 5, vertical taps = 3). A packer block will pack the YUV 4:2:0 data as needed on the HDMI link.

# YUV Full blend mode programming requirements (HDMI)

- A scaler should be enabled and bound to pipe.
- The pipe scaler supports downscaling to less than 1.5 (source/destination) in the horizontal direction. However, the pipe scaler can only support downscaling of 1.0 or less in the vertical direction (i.e. no downscaling) without the risk of underflows. A vertical scale factor between 1.0 and 1.5 (non-inclusive) could result in underflows.
- The pipe vertical active display size should be a multiple of 2.
- The horizontal window size must meet the HDMI restriction of a minimum of 128 Y component transfers per scan line.

# **Additional restrictions (HDMI)**

- When YCbCr 4:2:0 pixel encoding is active, pixel repetition is not permitted.
- The transport of 4:2:0 pixels for interlaced video formats is not supported.

# Bypass mode (DP)

In this mode the display pipeline is completely bypassed. YUV 4:2:0 planar data is fetched from memory, then packed according to the YUV 4:2:0 requirements of DP 1.3. Operation and restrictions are otherwise the same as for Bypass mode with HDMI.

# **Full blend mode (DP)**

In the case of DP/eDP data will be formatted for YUV 4:2:0 before the pixel shifter. Operation is otherwise the same as for Full blend mode with HDMI.

#### **Additional restrictions (DP)**

• The transport of 4:2:0 pixels for interlaced video formats is not supported. The other HDMI additional restrictions do not apply.

This mode is intended for use with external DP to HDMI converters, so VRR, MST, and DP port sync mode are not supported with it.



# **Transcoder Video Data Island Packet**

Data Island Packet (DIP) is a mechanism that allows data to be sent over a digital port during blanking, according to the HDMI and DisplayPort specifications. This includes header, payload, checksum, and ECC information.

Each type of Video DIP will be sent once each frame while it is enabled.

Video DIP
VIDEO_DIP_CTL
VIDEO_DIP_DATA
VIDEO_DIP_GCP
VIDEO_DIP_ECC
VIDEO_DIP_DRM_DATA
VIDEO_DIP_DRM_ECC
[RegisterGroup] DRPOS_INSTANCES

# **Supported DIPs**

HDMI	DP	eDP
General Control Packet (GCP)	Gamut Metadata Packet (GMP)	Video Stream Configuration (VSC)
Auxiliary Video Information (AVI)	Video Stream Configuration (VSC)	
Source Product Description (SPD)		
Vendor Specific (VS)		
Gamut Metadata Packet (GMP)		
Dynamic Range and Mastering (DRM)		
	Picture Parameter Set (PPS)	
		Gamut Metadata Packet (GMP)

# Construction of DIP for AVI, VS, or SPD (HDMI only):

Dword	Byte3	Byte2	Byte1	Byte0
0	Reserved	HB2	HB1	НВ0
1	DB3	DB2	DB1	DB0
2	DB7	DB6	DB5	DB4
3	DB11	DB10	DB9	DB8
4	DB15	DB14	DB13	DB12
5	DB19	DB18	DB17	DB16
6	DB23	DB22	DB21	DB20
7	DB27	DB26	DB25	DB24
8 (RO)	Reserved	Reserved	Reserved	НВ ЕСС



Dword	Byte3	Byte2	Byte1	Byte0
9 (RO)	DB ECC 3	DB ECC 2	DB ECC 1	DB ECC 0

HB = Header Byte, DB = Data Byte, RO = Read Only

Dword	Byte3	Byte2	Byte1	Byte0
0	DP: HB3 HDMI: Reserved	HB2	HB1	НВО
1	DB3	DB2	DB1	DB0
2	DB7	DB6	DB5	DB4
3	DB11	DB10	DB9	DB8
4	DB15	DB14	DB13	DB12
5	DB19	DB18	DB17	DB16
6	DB23	DB22	DB21	DB20
7	DB27	DB26	DB25	DB24
8	DB31	DB30	DB29	DB28
9 (RO)	Reserved	Reserved	Reserved	DP: Reserved HDMI: HB ECC
10 (RO)	DP: Reserved HDMI: DB ECC 3	DP: Reserved HDMI: DB ECC 2	DP: Reserved HDMI: DB ECC 1	DP: Reserved HDMI: DB ECC 0
11 (RO)	DP: HB ECC 3 HDMI: Reserved	DP: HB ECC 2 HDMI: Reserved	DP: HB ECC 1 HDMI: Reserved	DP: HB ECC 0 HDMI: Reserved
12 (RO)	DP: DB ECC 3 HDMI: Reserved	DP: DB ECC 2 HDMI: Reserved	DP: DB ECC 1 HDMI: Reserved	DP: DB ECC 0 HDMI: Reserved
13 (RO)	DP: DB ECC 7	DP: DB ECC 6	DP: DB ECC 5	DP: DB ECC 4
	HDMI: Reserved	HDMI: Reserved	HDMI: Reserved	HDMI: Reserved

HB = Header Byte, DB = Data Byte, DP = DisplayPort, RO = Read Only

# **Construction of DIP for VSC (DisplayPort only):**

Dword	Byte3	Byte2	Byte1	Byte0
0	HB3	HB2	HB1	НВ0
1	DB3	DB2	DB1	DB0
2	DB7	DB6	DB5	DB4
3	DB11	DB10	DB9	DB8
4	DB15	DB14	DB13	DB12
5	DB19	DB18	DB17	DB16
6	DB23	DB22	DB21	DB20
7	DB27	DB26	DB25	DB24
8	DB31	DB30	DB29	DB28



Dword	Byte3	Byte2	Byte1	Byte0
9 (RO)	HB ECC 3	HB ECC 2	HB ECC 1	HB ECC 0
10 (RO)	DB ECC 3	DB ECC 2	DB ECC 1	DB ECC 0
11 (RO)	DB ECC 7	DB ECC 6	DB ECC 5	DB ECC 4

HB = Header Byte, DB = Data Byte, RO = Read Only

Construction of DIP for DRM (HDMI Only)					
DWord	Byte3	Byte2	Byte1	Byte0	
0	RSVD	HB2	HB1	НВ0	
1	DB3	DB2	DB1	DB0	
2	DB7	DB6	DB5	DB4	
3	DB11	DB10	DB9	DB8	
4	DB15	DB14	DB13	DB12	
5	DB19	DB18	DB17	DB16	
6	DB23	DB22	DB21	DB20	
7	DB27	DB26	DB25	DB24	
8 (RO)	RSVD	RSVD	RSVD	HB ECC	
9 (RO)	DB ECC 3	DB ECC 2	DB ECC 1	DB ECC 0	

The audio subsystem is also capable of sending Data Island Packets. These packets are programmed by the audio driver and can be read by in MMIO space via the audio control state and audio HDMI widget data island registers.

Video DIP data write sequence:

- 1. Wait for 1 VSync to ensure completion of any pending video DIP transmissions
- 2. Disable the video DIP being updated (disable VDSC before updating PPS DIP)
- Program video DIP data buffer registers for DIP being updated
- 4. Enable the video DIP

The video DIP data and ECC buffers may be read at any time.

DIP data buffer registers must be programmed with valid data before enabling the DIP.

Partial DIPs are never sent out while the port is enabled. Disabling the DIP at the same time it is being transferred will result in the DIP being completed before the function is disabled.

Shutting off the port on which DIP is being transmitted will result in partial transfer of DIP data. There is no need to switch off the DIP enable bit if the port transmitting DIP is disabled.

When disabling both the DIP port and DIP transmission, first disable the transcoder and then disable DIP before the transcoder clock select is set to none.

Enabling a DIP function at the same time that the DIP would have been sent out (had it already been enabled) will result in the DIP being sent on the following frame.



For HDMI, even if no DIP is enabled, a single Null DIP will be sent at the same point in the stream that DIP packets would have been sent.

#### **Transcoder DDI Function**

TRANS\_DDI\_FUNC\_CTL
TRANS\_MSA\_MISC
TRANS\_DDI\_FUNC\_CTL2
[RegisterGroup] DRPOS\_INSTANCES

#### **Panel Self Refresh**

This section is about Panel Self Refresh (PSR). PSR1 at one point was named Self Refreshing Display (SRD).

# **PSR1** enable sequence:

- Prerequisite: The associated transcoder and port are running and Aux channel associated with this port has IO power enabled.
- Prerequisite: The associated transcoder, port and at least one plane are running.
- 1. Configure FBC host and render tracking. The FBC function does not need to be enabled in FBC\_CTL.
- 2. Program Transcoder EDP VSC DIP data with a valid setting for SRD/PSR.
- Configure and enable SRD CTL.

#### **PSR1** disable sequence:

- Prerequisite: The associated transcoder and port are running.
- Disable SRD\_CTL.
- 2. Wait for SRD\_STATUS to show SRD is Idle. This will take up to one full frame time (1/refresh rate), plus SRD exit training time (max of 6ms), plus SRD aux channel handshake (max of 1.5ms).

Adaptive Sync Frame Update (ASFU) combines PSR link disable mode, VRR, and PSR single frame update. ASFU allows the vertical blank size to vary as it does for VRR, but then it will enter PSR link disable after the maximum vertical blank, and on PSR exit it can send a single frame before re-entering link disable.

#### **ASFU** enable sequence:

- Prerequisite: The associated transcoder and port are running.
- Prerequisite: The associated transcoder, port and at least one plane are running.
- 1. If SRD\_CTL Adaptive Sync Frame Update was not disabled in step 3 of the previous ASFU disable sequence, then disable it.
- 2. Configure FBC host and render tracking. The FBC function does not need to be enabled in FBC\_CTL.
- 3. Enable VRR see Transcoder VRR Function chapter



- 4. Program Transcoder EDP VSC DIP data with a valid setting for SRD/PSR.
- 5. Configure PSR/SRD Registers and set SRD\_CTL Adaptive Sync Frame Update.
- 6. Set masking bits for PSR to use the VRR push mode
  - PIPE\_MISC[Change Mask for Register Write] to '1'
  - PIPE\_MISC2[ASFU Flip exception] to '1'.
  - PIPE A: 0x420B0[11] to '1' to mask flips from being frame update events
  - PIPE B: 0x420B4[11] to '1' to mask flips from being frame update events
  - PIPE C: 0x420B8[11] to '1' to mask flips from being frame update events
  - PIPE D: 0x420BC[11] to '1' to mask flips from being frame update events
- 7. Enable bit 31 of SRD\_CTL.

Note that ASFU can be used together with VRR flip line. See the Transcoder VRR Function page for flip line programming since that can be used independent of PSR and ASFU.

# **ASFU** disable sequence:

- Prerequisite: The associated transcoder and port are running.
- Prerequisite: The associated transcoder, port and at least one plane are running.
- 1. Disable SRD\_CTL bit 31.
- 2. Wait for SRD\_STATUS to show SRD is in Idle. This will take up to one full frame time (1/refresh rate), plus SRD exit training time (max of 6ms), plus SRD aux channel handshake (max of 1.5ms).
- 3. Disable SRD\_CTL Adaptive Sync Frame Update, or alternatively, SRD\_CTL Adaptive Sync Frame Update can remain enabled until the next ASFU enable sequence is entered.

Disable VRR - see Transcoder VRR Function chapter

#### **PSR2** enable sequence:

Prerequisite: The associated transcoder and port are running and Aux channel associated with this port has IO power enabled.

Prerequisite: The associated transcoder, port and at least one plane are running.

- 1. Configure FBC host and render tracking. The FBC function does not need to be enabled in FBC\_CTL.
- 2. Program Transcoder EDP VSC DIP header with a valid setting for PSR2 and configure VIDEO\_DIP\_CTL VSC fields.
- 3. Enable GTC/Aux Frame Sync, if required.
- 4. Program Aux control register Fast Wake Sync Pulse Count to 8 pulses.
- 5. Configure Idle Frame, Selective Update Tracking Enable, and Y-coordinate fields, and enable PSR2\_CTL.

When configuring PSR2\_CTL as part of the enable sequence, additionally program IO buffer wake, Fast Wake, and Block count number fields in PSR2\_CTL.

- IO buffer wake lines = ROUNDUP(50 microseconds / total line time in microseconds)
- Fast wake lines = ROUNDUP(32 microseconds / total line time in microseconds)
- For both fields limit the minimum to 7 lines and maximum to 12 lines, and do not enable PSR2 if the maximum is exceeded.



• If IO buffer wake lines or fast wake lines is 9, 10, 11, or 12, program Block count number to 3 blocks, else 2 blocks.

Do not enable PSR2 if (TRANS\_VBLANK Vertical Blank Start - TRANS\_VBLANK Vertical Blank End) < PSR2\_CTL Block Count Number value in lines. This minimum number of lines is required to give time to wake the IO when there is an update starting from the first active line.

# **PSR2** disable sequence:

- 1. Program PSR2\_CTL to clear Psr2 Enable.
- 2. Disable GTC if required.
- 3. Wait for PSR2\_STATUS to show PSR2 is Idle. This will take up to one full frame time (1/refresh rate), plus exit training time (max of 6ms), plus aux channel handshake (max of 1.5ms).
- 4. If not LRR: Program PSR2\_CTL to clear Selective Update Tracking Enable.

Registers
SRD_CTL
SRD_STATUS
SRD_PERF_CNT
PSR_IMR
PSR_IIR
PSR_MASK
PSR_EVENT
PSR2_CTL
PSR2_MAN_TRK_CTL
PSR2_SU_STATUS
PSR2_STATUS

# **Transcoder WD Function**

# Register Links TRANS\_WD\_FUNC\_CTL WD\_STRIDE WD\_SURF WD\_TAIL\_CFG WD\_STATUS WD Interrupt Bit Definition WD\_IMR WD\_IIR WD\_27\_M WD\_27\_N TRANS\_CONF



Register Links
TRANS_HTOTAL
TRANS_VTOTAL
TRANS_FRM_TIME
WD_FRAME_STATUS

WD is a transcoder for capturing display pipe pixel output to memory. It is generally intended for wireless display, but can be used for other functions.

Like the transcoders for wired ports, WD has a timing generator that initiates each frame, and it formats pipe pixel data output. Unlike wired ports, it does not pass the formatted pixel data to DDI or other port logic, but instead writes it to system memory.

The WD timing generator uses TRANS\_HTOTAL Horizontal Active and TRANS\_VTOTAL Vertical Active to define the active pixel area that is written to memory, with the WD\_SURF and WD\_STRIDE specifying the memory surface attributes. TRANS\_FRM\_TIME is used to specify the capture frame rate in modes where hardware captures periodically.

#### **WD Resolution**

With single enabled WD, the maximum resolution is 3840x2160 60Hz, with any capture color format.

With dual enabled WD, the maximum resolution on each is 2560x1600 60Hz, with any capture color format.

#### **Triggered Capture Mode**

Not compatible with Queue mode.

This mode only captures a frame when triggered by software. The transcoder frame time is ignored.

Setup:

Enable WD following the Sequences for WD - Enable Sequence, and set TRANS\_WD\_FUNC\_CTL Triggered Capture Mode Enable before or at the same time the WD Function Enable it set. This will put WD into the Triggered Capture Mode where it will wait for a capture to be triggered.

Running (after setup):

- 1. Trigger a frame capture by writing 1 to TRANS\_WD\_FUNC\_CTL Start Trigger Frame. The vertical blank will start, causing double buffered registers to update, and then capture will begin.
- 2. Find when capture completes by polling WD\_FRAME\_STATUS Frame Complete or waiting for WD Frame Complete interrupt.
  - There is no hardware timeout for the triggered capture mode. If capture does not complete within 50 milliseconds, write 1 to TRANS\_WD\_FUNC\_CTL Stop Trigger Frame, then correct the configuration before starting another capture.
- 3. If using WD\_FRAME\_STATUS Frame Complete to find the frame completion, write 1 to that field to clear it in preparation for the next frame.
- 4. If another frame is needed
  - a. Update any configuration that needs to be changed for the next frame; like WD\_SURF, WD\_STRIDE, or



#### **Triggered Capture Mode**

pipe and plane double-buffered registers.

b. Goto 1

Do not trigger a frame capture in the last frame when disabling WD. Wait for the last capture frame to finish, or hang and timeout, before disabling WD.

# **Transcoder Port Sync**

# **Feature Description**

PORT SYNC is a transcoder level feature. This mode forces two or more transcoders to be in sync with one transcoder master and one or more transcoder slaves. In the case of DP/eDP, the master is unaware that it is operating in Port Sync mode. Only the slave is aware that it is operating in this mode. Hence, port sync mode is only enabled in the slave transcoder.

Port Sync Mode can be enabled with both DisplayPort SST and MST.

# **DP/eDP Port Sync Restrictions**

- 1. The slave and master transcoders and associated ports must have identical parameters and properties.
- 2. They must be connected to the same PLL, have the same color format, link width (number of lanes enabled), resolution, refresh rate, dot clock, TU size, M and N programming, etc.
- 3. Port Sync Mode must only be enabled with DisplayPort SST.
- 4. PSR/PSR2/ASFU/ASU would need to be disabled when port sync mode is enabled.
- 5. Port Sync Mode Master Select must be programmed with a valid value when Port sync Mode is enabled.

# **Port Sync mode on MIPI**

When setting up the DSI transcoders for dual link mode (a.k.a. Port Sync Mode) DSI Transcoder 0 is always the master and DSI Transcoder 1 is always the slave. The master transcoder registers will be mirrored to the slave transcoder when the Port Sync Mode is enabled within the TRANS\_DDI\_FUNC\_CTL register of DSI Transcoder 0 (i.e. the **master**). The slave transcoder will ignore the programming within the majority of its registers when Port Sync Mode is enabled within the master's TRANS\_DDI\_FUNC\_CTL register. The only registers that will not be mirrored between the two transcoders are the registers that allow Software to initiate commands across the DSI Link to the Peripheral.

# **MIPI Port Sync Restrictions**

Both DSI transcoders must be connected to the same PLL.



## **Transcoder Port Sync Support Table**

Below is the complete list of master and slave transcoders that are supporting this feature.

The 1st column represents the master transcoders and the 1st row represents the slave transcoders.

Slave →	TC A	TC B	TC C	TC D	TC WD0	TC WD1	TC DSI0	TC DSI1
TC A	Ν	Υ	Υ	Υ	N	N	Ν	Ν
тс в	Υ	Ν	Υ	Υ	N	N	Ν	N
TC C	Υ	Υ	Ν	Υ	N	N	Ν	Ν
TC D	Υ	Υ	Υ	N	N	N	N	N
TC WD0	Ν	Ν	Ν	N	N	N	N	N
TC WD1	Ν	Ν	Ν	N	N	N	N	N
TC DSI0	Ν	Ν	Ν	N	N	N	N	Υ
TC DSI1	N	N	N	N	N	N	N	N

#### **Audio**

# **Audio Bios Programming Sequence**

## **Audio Link Settings**

When BIOS enables the audio link it must program both the audio controller and audio codec with the same BCLK and T-Mode settings before the link is enabled to ensure enumeration is successful.

In addition, the audio codec "Detect Frame Sync Early" value needs to be set per-project in AUD\_FREQ\_CTL according to the table below.

- The audio codec link setup is performed using the register.
  - Program "BCLK" in bits 4:3
  - Program "T-Mode" in bits 15:14
  - Program "Detect Frame sync early" in bits 12:11
  - Program "Bypass Flop" in bit 13
  - These settings need to be programmed **before** programming the register with any analog IO settings.
  - For Connected Standby, the Gfx driver should program AUD\_FREQ\_CTL immediately after turning on the power well for audio.
- The audio controller setup is performed using controller mmio register LCTL (0xc84) and EM1 (0x1000).
  - Please consult with the Audio Controller HW team for official information.



The table below provides the stepping specific requirements for the "T-Mode", "Detect Frame sync early", and "Bypass Flop" settings which must be used:

T-Mode	Pull-In Clks	Bypass Flop
4T	1	0b "No Bypass"

#### **Codec Verb Table**

For each codec present on the High Definition Audio codec link, a corresponding pre-defined "Codec Verb Table" must be available to System BIOS. The Codec Verb Tables are based on codec specific information (coded datasheet) and platform design specific information (schematics) and are built by System BIOS writers and platform designers. The table contains a list of 32-bit "Verb"s (command and data payload) to be sent to the corresponding codec over the High Definition Audio codec link.

Below is a sample High Definition Audio Codec Verb Table for a platform with 1 codec at codec address 01h.

; Turn on the Audio IO buffer control register to enable the 3 pin link.

Set bit 31 to 1 of AUDIO\_PIN\_BUF\_CTL register.

Note: Set the bit 15 of register offset 0x65F10h of the Display Audio offset. Wait for the Codec to generate the wake event to the controller.

Following verbs should be send to the codec using the PIO method described in the below sections 9.1.3.

VerbTable0:

// The Vendor Node ID and the Pin Node IDs may be updated per project.

// Please refer to the Node ID descriptions page to get the node IDs of the vendor node and each supported Pin, and replace the node IDs in the example below.



```
// All the Pin widgets present in the current project should be programmed with config data as below.
// Enable the third converter and Pin first (NID 02h)
0x20278101h
// Audio Verb Table
// Pin Widget 0x4 - PORT DDI-A
0x20471C10,
0x20471D00,
0x20471E56,
0x20471F18,
// Pin Widget 0x6 - PORT DDI-B
0x20671C20,
0x20671D00,
0x20671E56,
0x20671F18,
// Pin Widget 0x8 - PORT DDI-C
0x20871C30,
0x20871D00,
0x20871E56,
0x20871F18,
// Pin Widget 0xA - PORT USBC1
0x20A71C40,
0x20A71D00,
0x20A71E56,
0x20A71F18,
// Pin Widget 0xB - PORT USBC2
0x20B71C50,
0x20B71D00,
0x20B71E56,
0x20B71F18
// Pin Widget 0xC - PORT USBC3
0x20C71C60,
0x20C71D00,
0x20C71E56,
```

```
0x20C71F18
// Pin Widget 0xD - PORT USBC4
0x20D71C70,
0x20D71D00,
0x20D71E56,
0x20D71F18
// Pin Widget 0xE - PORT USBC5
0x20E71C80,
0x20E71D00,
0x20E71E56.
0x20E71F18
// Pin Widget 0xF - PORT USBC6
0x20F71C90,
0x20F71D00,
0x20F71E56,
0x20F71F18
```

# **Codec Initialization Programming Sequence**

After System BIOS has determined the presence of High Definition Audio codecs, it must follow the programming sequence below to update the codec with the correct jack information specific to the platform for the High Definition Audio driver to retrieve and use later.

There are two ways to send verbs to and receive response data from codecs over the High Definition Audio codec link: using CORB/RIRB (Command Output Ring Buffer / Response Input Ring Buffer) or using the Immediate Command/Immediate Response register pair. The sequence below uses the latter which does not require the availability of a memory buffer.

- System BIOS should ensure that the High Definition Audio HDBAR D27:F0:10-17h contains a valid address value and is enabled by setting D27:F0:04h[1].
- System BIOS must ensure program as mentioned in section 9.6, and then the Controller Reset# bit
  of Global Control register in memory-mapped space (HDBAR+08h[0]) is set to 1b and read back as
  1b.
- When clearing this bit and setting it afterward, System BIOS must ensure that minimum link timing requirements (minimum RESET# assertion time, etc.) are met.
- **Note:** To initialize the codec System BIOS should set the display mmio register 0x65F10 bit 15 to 1b. This bit needs to be set after the controller is brought out of reset.
- The codec requires **50 ms** to come out of reset prior to subsequent operations System BIOS should wait for the Controller to detect the wake event and recognize the Codec.



• System BIOS can poll on display mmio register 0x65F10 bit 14 "Codec Sleep State" for value 0b (codec awake) with a timeout of **50 ms** before proceeding to additional steps.

For each High Definition Audio codec present as indicated by HDBAR + 0Eh[3:0], System BIOS should perform the codec initialization as described below:

- 1. Read the VendorID/DeviceID pair from the attached codec.
  - Verify that the ICB bit, HDBAR + 68h[0], is 0.
  - Write verb 200F0000h (dword) to the IC register, HDBAR + 60h, where: '2' (bits 31:28) represents the codec address (CAd).
  - Program HDBAR + 68h[1:0] to 11b to send the verb to the codec.
  - Poll the ICB bit, HDBAR+68h[0] until it returns 0 indicating the verb has been sent to the codec.
     System BIOS may write HDBAR + 68h[0] to a 0 if the bit fails to return to 0 after a 50 us timeout period.
  - If HDBAR + 68h[1] = 1b indicating the response data from the codec is now valid, read HDBAR + 64h; the data is the VID/DID value returned by the codec.
- 2. Check against internal list to determine if there is a stored verb table which matches the CAd/VID/DID information.

Steps 1 and 2 are System BIOS implementation-specific steps and can be done in different ways. If a System BIOS has prior knowledge of a fixed platform/codec combination (e.g., for a System BIOS having 3 stored verb tables for 3 known codecs at known codec addresses on a known platform), a simple predefined codec-to-table matching can be used and steps 1 and 2 can be eliminated. For a System BIOS to support multiple codec/platform combinations, an internal match-list might be needed to match a platform/codec combination to a codec verb table.

- 3. If there is a match, send the entire list of verbs in the matching verb table one by one to the codec.
  - Verify the ICB bit, HDBAR + 68h[0] is 0.
  - Write the next verb (dword) in the table to HDBAR + 60h.
  - Program HDBAR + 68h[1:0] to 11b to send the verb to codec.
  - Poll the ICB bit, HDBAR + 68h[0] until it returns 0 indicating the verb has been sent to the codec. System BIOS may write HDBAR + 68h[0] to a 0 if the bit fails to return to 0 after a 50 us timeout period.
  - Repeat the steps until all the verbs in the table have been sent.

Some verbs in the table may be dependent on certain platform-specific conditions. For example, for the sample table above, the verbs for Pin Complex 7 and 8 (NID=14,16 respectively) should be sent only if the Front Panel Jacks are present and connected on the platform, which may be indicated by a software flag that is controlled by a certain GPIO pin.

# **Audio Programming Sequence for Link Wakeup**

The following audio programming sequences are to be used for preventing the Unsolicited responses when 3 pin link is awake.

Display Audio codec generates a wake event whenever the power well (PGx - power well in which Display Audio codec HW resides) is powered up. If the link is already running, this wake event is considered as unsolicited response by audio controller in PCH. This may sometimes be considered as unnecessary URs. To avoid such URs following programming should be followed by SW. This sequence assumes communication between Audio and GFX drivers without HW to indicate Audio codec power well status.

#### Power down sequence:

- 1. Unplug event
- 2. PD goes low
- 3. PG2 low
- 4. Audio link should go low (there should be a communication between GFX driver and Audio Driver to turn off the link)
  - 1. To turn off iDisp-A link:
  - 2. Power off iDisp-A codec. Follow the PW2 turn off sequence.
  - 3. In HD Audio Controller (PCH) Program LCTL1.SPA = 0.
  - 4. Wait for LCTL1.CPA = 0 to indicate the link has clock stopped.
  - 5. Clear bit 31 to 0 of AUDIO\_PIN\_BUF\_CTL register.

#### Power up sequence:

- 1. Plug event
- 2. PG2 goes high
- 3. Audio link to be enabled (there should be a communication between GFX driver and Audio Driver to turn on the link)
  - 1. To turn on iDisp-A link:
  - 2. In HD Audio Controller (PCH) Program LCTL1.SPA = 1.
  - 3. Wait for LCTL1.CPA = 1 to indicate the link has clock running.
  - 4. Set bit 31 to 1 of AUDIO\_PIN\_BUF\_CTL register.
- 4. Check WAKESTS[2] = 1 to indicate the codec wake up occurs
- 5. PD bit set
- 6. Codec awake. Continue with codec init.

# **Audio Programming Sequence**

The following HDMI and DisplayPort audio programming sequences are to be used when enabling or disabling audio or temporarily disabling audio during a display mode set.

The audio codec and audio controller disable sequences must be followed prior to disabling the transcoder or port in a display mode set.



The audio codec and controller enable sequences can be followed after the transcoder is enabled and the port is enabled and completed link training (not sending training or idle patterns if DisplayPort).

The audio controller and audio codec sequences may be done in parallel or serial. In general, the change in ELDV/PD in the codec sequence will generate an unsolicited response to the audio controller driver to indicate that the controller sequence should start, but other mechanisms may be used. SW should make sure to set the Inactive (IA) bit to 0 before setting PD to 1.

#### Audio codec disable sequence:

- Disable sample fabrication
  - Set AUD\_MISC\_CTRL Sample\_Fabrication\_EN (bit 2) to "0".
- Disable timestamps
  - Set AUD\_CONFIG N\_value\_index (bit 29) to "0" for HDMI or "1" for DisplayPort.
  - Set N\_programming\_enable (bit 28) to "1"
  - Set Upper\_N\_value and Lower\_N\_value (bits 27:20, 15:4) to all "0"s.
- Disable ELDV and ELD buffer
  - Set AUD\_PIN\_ELD\_CP\_VLD ELD\_valid (bit 0, 4, or 8 based on which port is used) to "0"
- Wait for 2 vertical blanks
- Optional: Disable audio PD (Presence Detect)
  - Software may choose to skip this in order to keep PD enabled during a resolution switch.
  - Set AUD\_PIN\_ELD\_CP\_VLD Audio\_Inactive (bit 3, 7, or 11) to "1". SW does not need to set this bit to enable Inactive bit.
  - Set AUD\_PIN\_ELD\_CP\_VLD Audio\_Output\_Enable (bit 2, 6, or 10) to "0".

#### Audio controller disable sequence:

- Program Stream ID to 0 Verb ID 706
- Disable audio info frames transmission Verb ID 732
- Disable Digen Verb ID 70D
- Program the codec to D3 state if needed.
- Audio driver may stop the audio controller DMA engine at this point if needed, but not required.

#### Audio codec enable sequence:

- Enable audio Presence Detect
  - Set AUD PIN ELD CP VLD Audio Inactive (bit 3, 7, or 11) to "0".
  - Set AUD\_PIN\_ELD\_CP\_VLD Audio\_Output\_Enable (bit 2, 6, or 10) to "1".
- Wait for 1 vertical blank
- Load ELD buffer and Enable ELDV
  - Set AUD\_PIN\_ELD\_CP\_VLD ELD\_valid (bit 0, 4, or 8 based on which port is used) to "1".
- Enable timestamps
  - Set AUD\_CONFIG N\_value\_index (bit 29) to "0" for HDMI or "1" for DisplayPort.



- Set N\_programming\_enable (bit 28) to "0".
- Program Upper\_N\_value and Lower\_N\_value (bits 27:20, 15:4) if a non-default N value is needed.
- Enable sample fabrication if this feature is needed
  - Set AUD\_MISC\_CTRL Sample\_Fabrication\_EN (bit 2) to "1".

#### **Audio controller enable sequence:**

- Program the codec to D0 state if in D3 state.
- Program Stream ID to non zero Verb ID 706
- Enable audio info frames transmission Verb ID 732
- Enable Digen Verb ID 70D
- If audio controller DMA engine is stopped, audio driver can start the DMA engine at this point.

#### Audio Hblank early enable sequence:

- Bits 20:18 of the AUD\_CONFIG\_BE register have the Hblank early enable for each pipe for DP Audio.
- For the following cases of VDSC, 4K, 5K and 8K resolutions the following programming sequence needs to be performed by the driver before setting the Audio Presence detect of pipe for DP audio. This is not required for HDMI Audio.
  - **A.** Driver must Program "Hblank Early Enable for Pipe X" = 1b always
  - **B.** Determine required pixel clocks between hblank early rise and hblank rise

```
link_clks_available = {ROUDNDOWN[((h_total - h_active) * (link_clk /
pixel_clk) - 28)]}
link_clks_required = {ROUNDUP[(192000 / (refresh_rate * v_total))]} *
((48/lanes) + 2)
```

If link\_clks\_available > link\_clks\_required

• For Step C, use hblank\_delta = 32

else

- For Step C, use hblank\_delta = {ROUNDUP[(((5 / link\_clk) + (5 /
  cdclk)) \* pixel\_clk)]}
- **C.** Determine hblank\_early programming

```
tu_data = (pixel_clk * vdsc_bpp * 8) / (link_clk * lanes * fec_coeff)
tu_line = [((h_active * link_clk * fec_coeff)/(64 * pixel_clk))]
link_clks_active = (tu_line -1)*64 + tu_data
hblank_rise = ((link_clks_active + 6*{ROUNDUP[(link_clks_active / 250)]} + 4) *
[(pixel_clk/link_clk))]
```



hblank\_early\_prog = {ROUNDUP[h\_active - hblank\_rise + hblank\_delta]} (from Step B)

if ( hblank\_early\_prog < 32 ) then

• Program "Hblank\_start count for Pipe X" to select value 32

```
elsif ( hblank_early_prog > 32 < 64 ) then
```

• Program "Hblank\_start count for Pipe X" to select value 64

```
elsif (hblank_early_prog > 64 < 96) then
```

• Program "Hblank\_start count for Pipe X" to select value 96

```
elsif (hblank_early_prog > 96) then
```

- Program "Hblank\_start count for Pipe X" to select value 128
- **D.** Calculate samples per line required

```
samples_room = {ROUNDDOWN[(((h_total - h_active) * ( link_clk /
pixel_clk) - 12) / ( (48/lanes) + 2))]}
if (samples_room < 3) then</pre>
```

- Program "Number of samples per line for Pipe X" to select value == samples\_room
   else
  - Program "Number of samples per line for Pipe X" to select value == default value (00b
     "All Samples available in buffer")



The following variables are referred to in the equations:

Variable	Units	Note
h_total	pixels	Total horizontal pixels
h_active	pixels	Active horizontal pixels
v_total	pixels	Total vertical pixels
refresh_rate	Hz	Screen refresh rate
input_bpp	bits per pixel	Bits per color "bpc" setting * 8
vdsc_bpp	bits per pixel	If not using compression, vdsc_bpp = input_bpp
fec_coeff	constant	Currently 0.972261. See "Transcoder MN Values"
lanes	lanes	1,2, or 4
link_clk	MHz	Link Rate / 10 (i.e. 162,270,540,810 MHz). See "Clocks" page per project, for example ""
pixel_clk	MHz	h_total * v_total * refresh_rate
cdclk	MHz	See "Clocks" page per project, for example ""
link_clks_available	link clocks	Link clocks within hblank available for audio use
link_clks_required	link clocks	Link clocks within hblank needed for audio each line
hblank_delta	pixel clocks	Pixel clocks to maintain between hblank_early_rise and hblank_rise
tu_data	link clocks	Link clocks per TU used for pixel data
tu_line	TUs	TUs required per horizontal line



link_clks_active	link clocks	Link clocks required to send active pixels per horizontal line
hblank_rise	pixel clocks	Pixel clock at which hblank will rise, accounting for FEC
hblank_early_prog	pixel clocks	Pixel clocks required to pull hblank_early back far enough from the end of h_active, to ensure there are hblank_delta pixel clocks before hblank rise.
samples_room	audio samples	Maximum number of samples which can fit within hblank, rounded down.

# **Audio Silent Stream Programming Sequence**

The following sequence must be followed by the Display Audio Codec driver to enable/disable the silent stream. This should be part of stream enabling and disabling sequence as described in the Audio programming sequence page.

Silent Stream disable flow:

- 1. Program channel index = 0xF, stream id = 0xF through 0x706 verb.
- 2. Wait for 100us
- 3. Program channel index = 0xF, stream id = 0 through 0x706 verb

Silent Stream enable flow:

- 1. Program channel index = 0xF, stream id = DMA stream id through 0x706 verb.
- 2. Wait for 100us
- 3. Program channel index = 0x0, stream id = DMA stream id through 0x706 verb

Audio stream playback disable sequence:

- Program channel index = 0xF through 0x706 verb.
- Program Stream ID to 0 Verb ID 706
- Disable audio info frames transmission Verb ID 732
- Disable Digen Verb ID 70D
- Program the codec to D3 state if needed.
- Audio driver may stop the audio controller DMA engine at this point if needed, but not required.

Audio stream playback enable sequence:

- Program the codec to D0 state if in D3 state.
- Program Stream ID to non zero Verb ID 706
- Program channel index = "actual value" through 0x706 verb.

- Enable audio info frames transmission Verb ID 732
- Enable Digen Verb ID 70D
- If audio controller DMA engine is stopped, audio driver can start the DMA engine at this point.

Audio Codec driver must ensure that there are no stream parameters that get modified when silent stream is enabled. Any stream parameters update can be done only after silent stream is disabled as mentioend above.

# **Audio Configuration**

Registers
AUD_CONFIG
AUD_CONFIG_BE
AUD_CONFIG_2
AUD_MISC_CTRL
AUD_VID_DID
AUD_RID
AUD_M_CTS_ENABLE
Audio Power State Format
AUD_PWRST
AUD_EDID_DATA
AUD_FREQ_CNTRL
AUD_INFOFR
AUD_PIN_PIPE_CONN_ENTRY_LNGTH
AUD_PIPE_CONN_SEL_CTRL
AUD_DIP_ELD_CTRL_ST
AUD_PIN_ELD_CP_VLD

# **DisplayPort Transport**

There is one instance of these registers per each DDI.

DP\_TP\_CTL

DP\_TP\_STATUS

# **Digital Display Interface**

## **Combo PHY DDI Buffer**

#### **Overview**

This section applies to the DDIs going to the combo PHY. DDIs going to FIA thunderbolt/typeC have separate programming.



## **Registers**

DDI\_BUF\_CTL

PHY\_MISC

#### **COMBOPHY\_INSTANCES**

The group access address can be used to simultaneously write the same value to a register that has instances in all 4 lanes. This is only for use when the same exact register value is applied to all 4 lanes. Reads using a port group address usually cannot return correct data. For read/modify/write to a group, the read should be to one of the lane addresses, then the write to the group address.

## **Combo PHY Initialization Sequence**

The PHY must be initialized before enabling combo PHY DDI IO power or Aux IO power. It can be initialized as early as the full display initialization sequence.

DDIA PHY is the comp master. It must be initialized before other combo PHYs are initialized or DPLLs are enabled, and kept initialized while they are in use.

DDIA PHY initialization state will be preserved across DC6. Depending on project and SKU, other DDIs may not be preserved and then must be re-initialized for use after DC6 is disabled.

- 1. If Comp Init == 1b, skip the rest of this sequence since it is already initialized
- 2. Clear **PHY\_MISC** DE to IO Comp Pwr Down to 0b.
- 3. Program procmon reference values in , , and .
  - Procmon Reference Values

Voltage	0.85V	0.85V	0.95V	0.95V	1.05V	1.05V
Register/Process	dot-0	dot-1	dot-0	dot-1	dot-0	dot-1
PORT_COMP_DW1 [7:0]	0x00	N/A	0x00	0x00	0x00	0x00
PORT_COMP_DW1 [23:16]	0x00	N/A	0x00	0x00	0x00	0x44
PORT_COMP_DW9 [31:0]	0x62AB67BB	N/A	0x86E172C7	0x93F87FE1	0x98FA82DD	0x9A00AB25
PORT_COMP_DW10 [31:0]	0x51914F96	N/A	0x77CA5EAB	0x8AE871C5	0x89E46DC1	0x8AE38FF1

Voltage and process are found in

- 4. Port A: Set irefgen to 1b.
- 5. Set Comp Init to 1b.
- 6. Set CL Power Down Enable to 1b.

# **Combo PHY Un-Initialization Sequence**

The combo PHY only needs to be un-initialized for DC9.

DDIA PHY is the comp master, so it must not be un-initialized if other combo PHYs are in use.

- 1. Set PHY\_MISC DE to IO Comp Pwr Down to 1b.
- 2. Clear Comp Init to 0b.



If the PHY is needed again, follow the initialization sequence.

## **Voltage Swing Programming Sequence**

This sequence is used to setup the voltage swing before enabling the DDI, as well as for changing the voltage during DisplayPort link training. The voltage swing values are listed in the tables below. Note that the MIPI DSI voltage swing programming is for the high-speed data buffers and hardware automatically handles the voltage swing for the low power data buffers.

- 1. If port type is eDP or DP, set PORT\_PCS\_DW1 cmnkeeper\_enable to 1b, else clear to 0b.
- 2. Program loadgen select

Loadgen Values		Conditions							
Register	Bit rate <= 6 GHz and 4 lanes enabled	Bit rate <= 6 GHz and 2 or 1 lanes enabled	Bit rate > 6 GHz						
PORT_TX_DW4_LN0 Loadgen Select	0	0	0						
PORT_TX_DW4_LN1 Loadgen Select	1	1	0						
PORT_TX_DW4_LN2 Loadgen Select	1	1	0						
PORT_TX_DW4_LN3 Loadgen Select	1	0	0						

- Group access cannot be used here since each lane can have a unique value, and any later writes to PORT\_TX\_DW4 must not use group access so that they don't overwrite the individual lane values.
- Set PORT\_CL\_DW5 SUS Clock Config to 11b.
- 4. Clear training enable to change swing values
  - Clear PORT TX DW5 TX Training Enable to 0b
- 5. Program swing and de-emphasis
  - Values for each port type are listed in voltage swing programming tables below
  - Set PORT\_TX\_DW5 Scaling Mode Sel to 010b.
  - Set PORT\_TX\_DW2 Rcomp Scalar to 0x98 hex
  - Set PORT\_TX\_DW4 Post Cursor 2 to 0x00 hex
  - Set PORT TX DW5
    - Rterm Select to 110 binary
    - 3 Tap Disable to 1 binary
    - Cursor program to 0 binary
    - Coeff Polarity to 0 binary
  - Program the other fields in PORT\_TX\_DW2, PORT\_TX\_DW4, PORT\_TX\_DW5, and PORT\_TX\_DW7 using the values specified in the table below.



- 6. Set training enable to trigger update
  - Set PORT\_TX\_DW5 TX Training Enable to 1b

# **Voltage Swing Programming**

Protocol	Voltage Swing Level <sup>1</sup>	Pre- emphasis Level <sup>1</sup>	Non- transition mV diff p-p	Transition mV diff p-p	Pre- emphasis dB	Swing Sel DW2 binary	N Scalar DW7 hex	Cursor Coeff DW4 hex	Post Cursor 1 DW4 hex	2 Tap Disable DW5
DP up to HBR2	0	0	350	350	0.0	4'b1010	0x35	0x3F	0x00	0'b0
DP up to HBR2	0	1	350	500	3.1	4'b1010	0x4F	0x37	0x08	0'b0
DP up to HBR2	0	2	350	700	6.0	4'b1100	0x71	0x2F	0x10	0'b0
DP up to HBR2	0	3	350	900	8.2	4'b0110	0x7F	0x2b	0x14	0'b0
DP up to HBR2	1	0	500	500	0.0	4'b1010	0x4C	0x3F	0x00	0'b0
DP up to HBR2	1	1	500	700	2.9	4'b1100	0x73	0x34	0x0b	0'b0
DP up to HBR2	1	2	500	900	5.1	4'b0110	0x7F	0x2F	0x10	0'b0
DP up to HBR2	2	0	650	700	0.6	4'b1100	0x6C	0x3C	0x03	0'b0
DP up to HBR2	2	1	600	900	3.5	4'b0110	0x7F	0x35	0x0a	0'b0
DP up to HBR2	3	0	900	900	0.0	4'b0110	0x7F	0x3F	0x00	0'b0
eDP up to HBR2	0	0	200	200	0.0	4'b0000	0x7F	0x3F	0x00	0'b0
eDP up to HBR2	0	1	200	250	1.9	4'b1000	0x7F	0x38	0x07	0'b0
eDP up to HBR2	0	2	200	300	3.5	4'b0001	0x7F	0x33	0x0C	0'b0
eDP up to HBR2	0	3	200	350	4.9	4'b1001	0x7F	0x31	0x0e	0'b0
eDP up to HBR2	1	0	250	250	0.0	4'b1000	0x7F	0x3F	0x00	0'b0
eDP up to HBR2	1	1	250	300	1.6	4'b0001	0x7F	0x38	0x07	0'b0
eDP up to HBR2	1	2	250	350	2.9	4'b1001	0x7F	0x35	0x0a	0'b0
eDP up to	2	0	300	300	0.0	4'b0001	0x7F	0x3F	0x00	0'b0



Protocol	Voltage Swing Level <sup>1</sup>	Pre- emphasis Level <sup>1</sup>	Non- transition mV diff p-p	Transition mV diff p-p	Pre- emphasis dB	Swing Sel DW2 binary	N Scalar DW7 hex	Cursor Coeff DW4 hex	Post Cursor 1 DW4 hex	2 Tap Disable DW5
HBR2										
eDP up to HBR2	2	1	300	350	1.3	4'b1001	0x7F	0x38	0x07	0'b0
eDP up to HBR2	3	0	350	350	0.0	4'b1001	0x7F	0x3F	0x00	0'b0
eDP HBR3	0	0	350	350	0.0	4'b1010	0x35	0x3F	0x00	0'b0
eDP HBR3	0	1	350	500	3.1	4'b1010	0x4F	0x37	0x08	0'b0
eDP HBR3	0	2	350	700	6.0	4'b1100	0x71	0x2F	0x10	0'b0
eDP HBR3	0	3	350	900	8.2	4'b0110	0x7F	0x2b	0x14	0'b0
eDP HBR3	1	0	500	500	0.0	4'b1010	0x4C	0x3F	0x00	0'b0
eDP HBR3	1	1	500	700	2.9	4'b1100	0x73	0x34	0x0b	0'b0
eDP HBR3	1	2	500	900	5.1	4'b0110	0x7F	0x2F	0x10	0'b0
eDP HBR3	2	0	650	700	0.6	4'b1100	0x6C	0x3C	0x03	0'b0
eDP HBR3	2	1	600	900	3.5	4'b0110	0x7F	0x35	0x0a	0'b0
eDP HBR3	3	0	900	900	0.0	4'b0110	0x7F	0x3F	0x00	0'b0
HDMI			450	450	0.0	4'b1010	0x60	0x3F	0x00	0'b0
HDMI			450	650	3.2	4'b1011	0x73	0x36	0x09	0'b0
HDMI			450	850	5.5	4'b0110	0x7F	0x31	0x0E	0'b0
HDMI: ALS and Retimer option			650	650	0.0	4'b1011	0x73	0x3F	0x00	0'b0
HDMI			650	850	2.3	4'b0110	0x7F	0x37	0x08	0'b0
HDMI			850	850	0.0	4'b0110	0x7F	0x3F	0x00	0'b0
HDMI			600	850	3.0	4'b0110	0x7F	0x35	0x0A	0'b0
MIPI DSI			400	400	0.0	4'b0010	0x7F	0x3F	0x00	0'b1

<sup>&</sup>lt;sup>1</sup>The voltage swing level and pre-emphasis level values follow the naming used in the DisplayPort standard.

eDP panels may support lower power, low voltage, swing values using the "eDP" protocol values from the table or higher power, high voltage, swing values using the "DP" protocol values. The selection is generally an OEM decision configured in BIOS VBT.



# **TypeC PHY DDI Buffer**

### **PHY Lane Configuration**

The PHY contains 2 lanes, and each lane contains a primary transmitter (TX1) and a secondary transmitter/receiver (TX2 or TX/RX). A single PHY lane can support up to 2 DP or HDMI lanes. Two PHY lanes can be used to support 4 DP or HDMI lanes. Note that the RX function in TX2 is always disabled for DP use cases.

Driver must configure the DP mode to indicate which transmitter is used and voltage swing for each transmitter in use, within each lane in use.

### **Voltage Swing Programming Sequence**

This sequence is used to setup the voltage swing before enabling the DDI, as well as for changing the voltage during DisplayPort link training.

- 1. Update registers DKL\_TX\_DPCNTL0, DKL\_TX\_DPCNTL1 and DKL\_TX\_DPCNTL2 registers with appropriate Vswing and de-emphasis levels from table below.
- 2. Set DKL\_TX\_DPCNTL2[dp20bitmode] to "1".

### **Voltage Swing Table**

This table is common for both DP and HDMI (supported in VBT). The default voltage swing is applicable to HDMI only.

					Voltage Level Swing Select Pre Cursor		Post Cursor
		Non- transition	Transition	Pre-	DKL_TX_DPCNTL0[2:0] DKL_TX_DPCNTL1[2:0]	DKL_TX_DPCNTL0[17:13] DKL_TX_DPCNTL1[17:13]	DKL_TX_DPCNTL0[12:8] DKL_TX_DPCNTL1[12:8]
Voltage Swing	Pre- emphasis	mV diff p-p	mV diff p-p	emphasis dB	Vswing_Control_tx1 Vswing_Control_tx2	preshoot_control_I0_tx1 preshoot_control_I0_tx2	de_emphasis_control_l0_tx1 de_emphasis_control_l0_tx2
Level 0	0	400	400	0	6	0	0
Level 0	1	400	600	3.5	4	0	E
Level 0	2	400	800	6	1	0	С
Level 0	3	400	1200	9.5	0	0	17
Level 1	0	600	600	0	4	0	0
Level 1	1	600	800	3.5	1	0	8
Level 1	2	600	1200	6	0	0	13
Level 2	0	800	800	0	2	0	0
Level 2	1	800	1200	3.5	0	0	В
Level 3	0	1200	1200	0	0	0	0
(HDMI Default)							



## **DKL\_DP\_MODE Programming**

There are two DP\_MODE registers per PHY, one for each PHY lane, containing x1 and x2 fields that are programmed to indicate which transmitter subsystem to enable. The values to program are derived from the pin and lane assignments and port width selection found in the following registers.

- PORT\_TX\_DFLEXPA1 DPPATC<this port> Display Port Pin Assignment for Type-C Connector
- PORT\_TX\_DFLEXDPSP DPX4TXLATC < this port > Display Port x4 TX Lane Assignment for Type-C Connector
- DDI\_BUF\_CTL\_<this port> DP Port Width Selection

Orientation flip and lane reversal differences are cancelled out by hardware lane enable signaling shutdown of the unused LN0 or LN1.

				DP MO	DE LN1	DP MO	DE LNO
DPPATC	DPX4TXLATC	Description	DP Port Width	x2_mode	x1_mode	x2_mode	x1_mode
0x1	0xf	Α	x4	1	0	1	0
0x1	0xf	A flip	x4	1	0	1	0
0x1	0xf	Α	x2	0	0	0	0
0x1	0xf	A flip	x2	0	0	0	0
0x1	0xf	Α	x1	0	0	0	0
0x1	0xf	A flip	x1	0	0	0	0
0x1	0x5	A active	x2	0	0	0	0
0x1	0x5	A active flip	x2	0	0	0	0
0x1	0x5	A active	x1	0	0	0	0
0x1	0x5	A active flip	x1	0	0	0	0
0x2	Охс	В	x2	1	0	1	0
0x2	0x3	B flip	x2	1	0	1	0
0x2	0хс	В	x1	0	0	0	0
0x2	0x3	B flip	x1	0	0	0	0
0x2	0x4	B active	x1	0	0	0	0
0x2	0x1	B active flip	x1	0	0	0	0
0x3, 0x5	0xf	C/E	x4	1	0	1	0
0x3, 0x5	0xf	C/E flip	x4	1	0	1	0
0x3, 0x5	0xf	C/E	x2	1	0	1	0
0x3, 0x5	0xf	C/E flip	x2	1	0	1	0
0x3, 0x5	0xf	C/E	x1	0	1	0	1
0x3, 0x5	0xf	C/E flip	x1	0	1	0	1
0x4, 0x6	Охс	D/F	x2	1	0	1	0
0x4, 0x6	0x3	D/F flip	x2	1	0	1	0
0x4, 0x6	Охс	D/F	x1	0	1	0	1
0x4, 0x6	0x3	D/F flip	x1	0	1	0	1
0x0	n/a	Fixed/static	x4 or HDMI	1	0	1	0



				DP MODE LN1		DP MODE LN0	
DPPATC	DPX4TXLATC	Description	<b>DP Port Width</b>	x2_mode	x1_mode	x2_mode	x1_mode
0x0	n/a	Fixed/static reverse	x4 or HDMI	1	0	1	0
0x0	n/a	Fixed/static	x2	1	0	1	0
0x0	n/a	Fixed/static reverse	x2	1	0	1	0
0x0	n/a	Fixed/static	x1	0	1	0	0
0x0	n/a	Fixed/static reverse	x1	0	1	0	0


#### Decode of x1 and x2

DP N		
cfg_dp_x2_mode	cfg_dp_x1_mode	<b>Active TX</b>
0	0	TX1 (TX)
0	1	TX2 (TX/RX)
1	0	TX1 + TX2
1	1	TX1 + TX2

# **TypeC Programming**

The USB 3.1, thunderbolt 3, and display (DE) controllers are integrated into the CPU. All these controllers connect to Flexi I/O Adapter (FIA) that muxes data and clocks between controllers and the PHY. The PHY contains the IOs and PLLs for the USB-C connector. Display Engine can also output to thunderbolt (TBT) which then goes to FIA and to PHY. During mode enumeration (DE to FIA path for non-TBT), display software takes into account not only the port bandwidth of the DP receiver (monitor) and any intervening DP re-timers, but also the number of DP lanes being driven out of a given USB Type-C port.

TBT does not impose restrictions on number of DP lanes that can be sourced. Display software reads the monitor capabilities, trains the link, and chooses number of DP lanes to be used per current software policies. However, PHY will not need to be programmed or trained. TBT will use a different PLL than the usual combo PHY DDI PLL or PLL, so software will need to be aware of the TBT connector.



## Static/Fixed/Legacy/Native DP or HDMI Configuration

A native DP or HDMI connector can be attached to the TypeC PHY to support a static or fixed configuration instead of dynamic typeC. This configuration must be specified in IFWI strap bits which the SoC micro-controller uses to configure each port, and BIOS VBT which display software uses.

## **Type C DDI Sequence**

The main Type-C flows of interest to display controller are

- PD connect flow
- PD disconnect flow
- PD Re-configuration flow

As part of PD connect flow, whenever a new device is connected over the Type-C connector, PD engine detects the presence of the device over the CC channel and identifies the connector orientation. It also configures PHY common lane and data lane to operate in DP mode. At the end of the PD connect flow, SOC uC (typically called IOM) also programs FIA Pin Assignment registers, and programs FIA registers with pin assignment (PA), link width, live state, etc. Finally, PD connect flow sends HPD to DE.

The type-C PHYs can be shared between multiple controllers; display, USB, etc. As a result, handshaking through FIA registers is required around connect and disconnect to cleanly transfer ownership with the controller and set the type-C power state.

Display software most not use a disconnected port.



## FIA registers updated during PD flows

Register	Function
PORT_TX_DFLEXPA1	FIA arranges the 4 DP lanes in Type-C connector based on 6 possible arrangements called pin assignments A-F in VESA DP Type-C spec.
PORT_TX_DFLEXDPPMS PORT_TX_DFLEXDPCSSS PORT_TX_DFLEXDPSP	Communication between SoC uC and display software.
PORT_TX_DFLEXDPMLE1	Display software configures the number of lanes it is using

#### **Port Mapping**

The following table highlights mapping from port to FIA instance, which depends on whether the modular FIA is used.

TypeC Port	4 Connector Monolithic FIA family	2 Connector Modular FIA family	
Port1	FIA1, connector 0	FIA1, connector 0	
Port2	FIA1, connector 1	FIA1, connector 1	
Port3	FIA1, connector 2	FIA2, connector 0	
Port4	FIA1, connector 3	FIA2, connector 1	
Port5	N/A	FIA3, connector 0	
Port6	N/A	FIA3, connector 1	

Software can determine if modular FIA is used through register PORT\_TX\_DFLEXDPSP bit 4 Modular FIA (MF).

With 4 connector FIA, the mapping from connector to port is direct. For example, the DFLEXDPSP register fields referring to connectors 0 through 3 are mapping to ports 1 through 4.

With 2 connector FIA, the mapping from connector to port is split into groups of 2. For example, the FIA1 DFLEXDPSP register fields referring to connectors 0 through 1 map to ports 1 through 2 and the FIA2 DFLEXDPSP register fields referring to connectors 0 through 1 maps to ports 3 through 4. The FIA register fields for connectors >1 are reserved.

## **Type-C Aux Power Requirements**

The aux power function is overloaded to control power states in the type-C subsystem.

Aux power must only be enabled while in the connect state. Do not enable Aux power before connect flow or after disconnect flow.

For DP-alternate and thunderbolt, Aux power must be enabled while using Aux channel or main link (enable mode set) and it should be disabled at other times to save power.

For static/fixed/legacy/native, for DP and for HDMI, it must be enabled during the connect flow and not disabled until disconnect flow.



For every typeC port (tatic/fixed/legacy/native and DP-alternate, but not thunderbolt), after enabling aux power request and receiving aux power ack, wait for uc\_health bit (Dekel PHY register DKL CMN UC DW27 @BASE + 0x236c bit [15]) to assert. Timeout and fail after 10us.

# **Type-C Hot Plug Detection (HPD)**

Type-C ports have separate hot plug detection paths for thunderbolt, DP alternate, and legacy HDMI or DP connectors (static/fixed/legacy/native connection).

The HPD control and status reside in 3 separate sets of display registers

- 1. Thunderbolt HPD is in the north display hotplug control and interrupt registers, TBT instances.
- 2. DP alternate HPD is in the north display hotplug control and interrupt registers, TC instances.
- 3. Legacy HDMI or DP hotplug is detected through the south display hotplug control and interrupt registers.

Display software enables HPD detection in all 3 sets, then responds to whichever interrupt is received. Based on the hotplug source, display software invokes one of the connect/disconnect flows below.

The DFLEXDPSP Live State fields provide the current connect or disconnect status for thunderbolt and DP alternate.

See the Hot Plug Detection page for details.

# **DP Tunneling - Integrated TBT behavior**

On TBT integrated products, DP resource allocation is done by IOM. A USB-C port can connect to TBT discrete device (via a cable) and then a DP source will be allocated to a TBT host to be driven according to TBT protocol. DP resources are allocated according to the IOM "DP\_RESOURCE\_MNG" register. TBT CM (connection manager) will claim a DP resource via this register.

When IOM claim a resource to itself, TBT connection manager interprets that that corresponding resource is allocated, and TBT cannot use it. IOM can also claim a resource even when TBT already claimed the same DP resource, which will resolve in TBT releasing it in favor of IOM.

## **HPD Processing**

HPD messages from TBT to IOM is sent via a HW mechanism. IOM requires TBT to send HPD messages only when a DP resource is allocated to it. TBT CM will build a DP tunneling path only after it gets a resource. At HPD disconnect, TBT CM will tear down the DP connection path (no tunnel) and DP AUX should also be considered as disconnected. TBT will ignore all interface signals to display engine when there is no tunnel. IOM sends acknowledgement to TBT upon receiving HPD disconnect message.

If HPD connect event is detected while TBT port is enabled for DP tunneling a mode set disable is recommended, followed by re-evaluation and re-enabling of the TBT DP tunnel.



## **DP Connected Standby**

DP connected standby is a low power mode in which monitors will be turned OFF actively by IOM (monitors are still physically connected).

**NOTE**: Registers mentioned below are within Type-C subsystem and not accessible to display software.

### **Entering connected standby mode**

IOM will assert "dp\_disconnect\_req" on the DP\_CONFIG register.

TBT LC (link controller) will detect the above bit assertion and will configure unplug to DP adaptor.

TBT CM will receive the un-plug packet and trigger the basic disconnect flow.

#### **Exiting connected standby mode**

IOM will de-assert "dp\_disconnect\_req" on the DP\_CONFIG register.

LC will detect the above bit de-assertion and configure the plug of the DP adapter.

CM triggers the basic connect flow.

### **TBT DP Path Topology Retention**

TBT can route any of its DP inputs to any of its endpoint monitors. In order to keep consistency of resources routing when entering/exiting standby modes, CM will register the routing configuration on its always ON memory. Registering the DP routing configuration should be done whenever a new path is built and CM will always check last state configuration prior to claiming a DP resource.

Whenever the TBT CM detects new plug-in monitor on one of its TBT ports it follows below flow.

- TBT CM will check it's always ON memory for the last DP allocation of the new plug-in TBT port.
- TBT CM will check if DP resource is available and claim it, Otherwise claim for other DP resource. It is intended to restore to the state before entering a standby mode. IOM on its side should prevent DP ALT mode allocation to a source that was previously allocated to TBT.
- If monitors connectivity was physically changed between entering and exiting standby mode, TBT resource routing will not guarantee any sort of compatibility to pre-standby mode.
- If a new DP resource is allocated to TBT port, TBT CM should update the configuration on its always ON memory.

#### **Connect Flows**

These flows are used for completing a connection. They can be initiated upon receiving HPD connect interrupt or finding that a previous HPD connect was missed because of reset or power state. IOM FW will configure FIA and send the HPD assert message to display engine to trigger an interrupt. Display software can then complete the handshake and enable the port.

Note that display software can abort the connect flow if it does not intend to use the port main link or Aux channel. By aborting the connect, display software allows IOM to immediately change ownership of the port on a disconnect, without waiting for any display software response.



Display software is required to abort the connect if it knows it will be entering states where hotplug cannot be responded to for a long period, such as when GOP/VBIOS chooses not to enable a display on typeC, entering DC9, D3, S3, S4, and S5, and un-installing driver. Software can start the connect flow after exiting these states.

#### **TCCOLD**

The entire typeC subsystem can enter the TCCOLD power saving state when the state has been enabled by BIOS and typeC ports are not in use. Reads to any of the FIA and PHY registers will return all 1s during TCCOLD and writes to the registers will not update the register contents. IOM determines when typeC ports are not in use before entering TCCOLD.

IOM will exit TCCOLD when a typeC receiver is connected or when triggered by a GT Driver Mailbox command.

Setting aux power request will prevent TCCOLD entry, but not trigger TCCOLD exit. Aux power state (ack) will not assert while in TCCOLD.

#### DP-alternate usage

IOM exits TCCOLD when a receiver is connected.

Display software checks for FIA registers reading all 1s for hotplug and connect flow to recognize if receiver has been disconnected and TCCOLD re-entered.

Display software sets DPCSSS.DPPMSTC during connect flow, which prevents TCCOLD from reentering until after the disconnect flow.

Display software clears DPCSSS.DPPMSTC during disconnect flow to allow TCCOLD entry.

IOM will re-enter TCCOLD after receiver is disconnected and DPCSSS.DPPMSTC = 0.

GT Driver mailbox command to exit TCCOLD is not used.

#### Thunderbolt usage

IOM exits TCCOLD when a receiver is connected.

Display software checks for FIA registers reading all 1s for hotplug flow to recognize when receiver has been disconnected and TCCOLD re-entered.

Thunderbolt controller prevents TCCOLD from re-entering while it uses the connection.

IOM will re-enter TCCOLD after receiver is disconnected and thunderbolt controller releases the connection.

GT Driver mailbox command to exit TCCOLD is not used.

#### Static/fixed/legacy/native usage

IOM is not aware of connection. Display software uses GT Driver mailbox command to trigger temporary TCCOLD exit before accessing FIA registers during connect flow.

Display software sets aux power request during connect flow to prevent TCCOLD from re-entering until after the disconnect flow.



Display software clears aux power request during disconnect to allow TCCOLD entry.

IOM will re-enter TCCOLD after aux power request is cleared.

Display software uses GT Driver mailbox command to trigger temporary TCCOLD exit before accessing FIA registers during disconnect flow.

DPCSSS.DPPMSTC does not prevent TCCOLD re-entry.


#### **GT Driver Mailbox Exit TCCOLD**

This mailbox command triggers TCCOLD to exit and not re-enter for more than 500 milliseconds.

- 1. Ensure any previous GT Driver Mailbox transaction is complete
- 2. Write GT Driver Mailbox Interface RUN\_BUSY=1, COMMAND=0x12 (PARAMETER fields and Data register fields ignored)
- 3. Poll GT Driver Mailbox Interface for RUN BUSY==0
  - Timeout and fail after 1 millisecond
- 4. Wait 1 millisecond for TCCOLD exit to complete

#### **Connect Flow for DP Alternate**

#### DP Alternate Connect



This flow is for DP alternate mode. PHY lane 0, lane 1, or both, will be used, depending on pin assignment.

1. If display software will not use the port main link or Aux channel

- 1. Clear DFLEXDPCSSS.DPPMSTC to '0' to allow the port to be disconnected later without waiting for display software handshake
  - To clear DPPMSTC, first read DFLEXDPCSS. If the value is all 1s, then disconnect and power down has happened and DPPMSTC should not be updated.
- 2. Abort remainder of the flow


#### 2. Else

- 1. Display software reads DFLEXDPPMS.DPPMSTC which should be '1' to indicate the SOC uC has switched the Lane into DP Mode, else abort connect flow.
  - If the value of DFLEXDPPMS is all 1s, then a disconnect and power down has happened. Abort connect flow.
- 2. Display software sets DFLEXDPCSSS.DPPMSTC to '1' indicating that display controller is not in safe mode anymore.
  - To set DPPMSTC, first read DFLEXDPCSS. If the value is all 1s, then disconnect and power down has happened and DPPMSTC should not be updated. Abort connect flow.
- 3. Display software reads DFLEXDPSP to verify port has not become disconnected
  - If value is all 1s, nothing is connected and power down has happened. Abort connect flow.
  - If Live State is "No HPD Connect for TypeC or TBT", nothing is connected. Clear DFLEXDPCSSS.DPPMSTC to '0' (skip the write if DFLEXDPCSSS is all 1s) and abort connect flow.
  - If Live State is "HPD Connect for TBT", clear DFLEXDPCSSS.DPPMSTC to '0' and go to Thunderbolt connect flow.
  - If Live State is "HPD Connect for TypeC", proceed with DP Alternate connect flow.
- 4. Display software reads lane assignment from DFLEXDPSP.DPX4TXLATC register.
- 5. Display software issues AUX reads for EDID/DPCD.
  - Set DDI\_AUX\_CTL IO Select field to legacy
  - AUX power is controlled through PWR\_WELL\_CTL\_AUX non-Thunderbolt IO Power Request
  - See Type-C Aux Power Requirements for main link usage
- 6. Based on DFLEXDPSP.DPX4TXLATC and info from DPCD/EDID, display software knows the maximum number of lanes supported.
- 7. Display software performs the DP mode set enable sequence.



#### **Connect Flow for Thunderbolt**

#### Thunderbolt Connect



This flow is for DP tunneling through thunderbolt. The thunderbolt controller will configure the PHY.

- 1. If display software will not use the port main link or Aux channel
  - 1. Abort remainder of the flow
- 2. Else
  - 1. Display software issues AUX reads for EDID/DPCD.
    - Set DDI\_AUX\_CTL IO Select field to TBT
    - AUX power is controlled through PWR WELL CTL AUX TBT IO Power Request
    - See type-C aux power requirements for main link usage
    - Note that aux power request timeout can indicate that thunderbolt has disconnected, and then software can move on with the disconnect flow.
  - 2. Based on info from DPCD/EDID, display software knows the maximum number of lanes supported.
  - 3. Display software performs the DP mode set enable sequence.

## **Connect Flow for Static/Fixed/Legacy/Native**

This flow is for DP/HDMI as dedicated connection. PHY lane 0 and lane 1 are dedicated to this connection.

Note: IOM is not processing static/fixed/legacy/native connections, but the handshake with DFLEX registers should be followed for consistency with DP alternate mode flow.


- 1. If display software will not use the port main link or Aux channel
  - 1. Clear DFLEXDPCSSS.DPPMSTC to '0' to allow the port to be disconnected later without waiting for display software handshake
  - 2. Abort remainder of the flow



#### 2. Else

- 1. Issue GT Driver mailbox command to exit TCCOLD, then complete steps b-d within 500 milliseconds to prevent re-entry, or else move step d before step a.
- 2. Display software reads DFLEXDPPMS.DPPMSTC which should be '1' to indicate the SOC uC has switched the Lane into DP Mode, else abort connect flow.
- 3. Display software sets DFLEXDPCSSS.DPPMSTC to '1' indicating that display controller is not in safe mode anymore.
- 4. Set PWR\_WELL\_CTL\_AUX non-Thunderbolt IO Power Request.
- 5. Poll for PWR\_WELL\_CTL\_AUX non-Thunderbolt IO Power State == Enabled, timeout and fail after 10 microseconds.
- 6. Display software issues AUX reads for EDID/DPCD.
  - Set DDI\_AUX\_CTL IO Select field to legacy for DP. Don't care for HDMI.
  - See Type-C Aux Power Requirements for main link usage, even for HDMI.
- 7. Based on info from DPCD/EDID, display software knows the maximum number of lanes supported for DP case. For HDMI, it is always 4 lanes.
- 8. Display software performs the DP or HDMI mode set enable sequence to bring display controller up and running.

#### **Disconnect Flow**



These flows are used for completing a disconnection. This can be initiated upon receiving HPD disconnect interrupt, finding that a HPD disconnect was missed because of reset or power state, or for an early disconnect where software decides it will no longer require the port main link or Aux channel until the next connect flow or power state exit.



By giving an early disconnect, display software allows IOM to immediately change ownership of the port on a real disconnect, without waiting for any display software response.

Display software is required to give an early disconnect if it knows it will be entering states where hotplug cannot be responded to for a long period, such as DC9, D3, S3, S4, S5, and un-installing driver. Software can start the connect flow after exiting these states.

- 1. Display software follows the mode set disable sequence. This can be done prior to disconnect flow and skipped if there was never a mode set enable.
- 2. Disable software disables Aux power and waits for Aux power state to disable. This cannot be done prior to mode set disable sequence because Aux power is required while Aux channel or main link are in use. Do not change the Aux control IO select field until the connect flow.
- 3. If not thunderbolt, display software clears DFLEXDPCSSS.DPPMSTC to '0' to tell PD FW that it had put the display Controller into Safe State.
  - DP-alternate: To clear DPPMSTC, first read DFLEXDPCSS. If the value is all 1s, then the disconnect has already completed and DPPMSTC should not be updated.
  - Static/fixed/legacy/native: To clear DPPMSTC, first issue GT Driver mailbox command to exit TCCOLD, then clear DPPMSTC within 500 milliseconds.
  - Note that thunderbolt has no DFLEXDPCSSS.DPPMSTC handshake, so it is possible to receive
    a HPD connect interrupt before this disconnect flow is finished. Display software needs to
    complete the disconnect flow before moving to connect flow.

## **Link Training**

- In Type-C, the connection defines the mode. Hence link training in Type-C is bound by pin assignment.
- It is ok for display engine to use fewer lanes than are available, same as if it were not a Type C connection.
- Display software is responsible for shutting off assigned but unused PHY lane(s) through DFLEXDPMLE.DPMLETC\* as described in the mode set section.

### **Lane Configuration**

Lane configuration in the case of Type-C connector (including non Type-C use cases) involves programming DE, FIA, and PHY registers. The programming is described in the mode set sequences and DDI Buffer sections.

IOM handles FIA and PHY register programming for lane configuration, except for shutting off unused lanes.

#### Lane reversal

Lane reversal is part of the service handled by the FIA, but only when using a type C connector.



With a legacy DP or HDMI connector, reversal is handled via the display engine DDI\_BUF\_CTL as selected by VBT i.e., it's a boot time configuration which will be done by display software. FIA is agnostic to any lane reversal occurring within the display controller.

### **Port clock programming**

For DP alternate and static/fixed/legacy/native connections, a PLL in the PHY is used. For thunderbolt, a DPLL is used. The programming is described in the port clock programming section.

## **DDI Buffer specific registers**


PHY registers are programmed to control voltage swing. The programming is described in the mode set sequences and DDI Buffer sections.

## **Pin Assignments**

The following are the various FIA supported pin assignments, coming from the type-C specification. This shows the mapping of display data lanes through FIA to the PHY and the receiver, and the cases that limit display to 2 lanes because of using USB on the other lanes.


Please note that DE may use fewer lanes than are available, same as if it were not a Type-C connection.

# No Pin Assignment (Non Type-C DP)







# NON-flip: Pin Assignment A




# FLIP: Pin Assignment A



# NON-flip: Pin Assignment B




# FLIP: Pin Assignment B







# NON-flip: Pin Assignment C/E




# FLIP: Pin Assignment C/E



# NON-flip: Pin Assignment D/F



# FLIP: Pin Assignment D/F





# **Dekel PHY Programming**

## **Addressing Method**

Each type-C port PHY is addressed through a 4KB aperture. Each PHY has more than 4KB of register space, so a separate index is programmed in HIP\_INDEX\_REG0 or HIP\_INDEX\_REG1, based on the port number, to set the upper 2 address bits that point the 4KB window into the full PHY register space.

Here is a programming example:

- 1. Assume Type C PHY #1 is allocated 16\_8000-16\_8FFFh.
- 2. Assume the Driver wants to write a Phy register 0x1234h.
- 3. Driver writes at (GTTMMADR+ HIP\_INDEX\_REG0[3:0] HIP\_168\_Index) = 01h
- 4. Driver writes at (GTTMMADR+16\_8234h).
  - The write is forwarded to PHY #1 address [15:0] = 1234h

**Note**: Ignore any address defined within the PHY register. That is incorrect because the index is not accounted for.

#### **PHY Base Addresses and Associated Index**

Port #	<b>PHY Base</b>	Index Register and Field	
1	0x168000	HIP_INDEX_REGO HIP_168_Index	
2	0x169000	HIP_INDEX_REG0 HIP_169_Index	
3	0x16A000	HIP_INDEX_REG0 HIP_16A_Index	
4	0x16B000	HIP_INDEX_REGO HIP_16B_Index	
5	0x16C000	HIP_INDEX_REG1 HIP_16C_Index	
6	0x16D000	HIP_INDEX_REG1 HIP_16D_Index	

#### **MMIO Index Registers**

HIP\_INDEX\_REG0 HIP\_INDEX\_REG1



# **PHY Registers**

	Register Name						
LKF Register Name	PHY Building Block	PHY internal address	MMIO index value	MMIO address			
DKL_PLL_DIV0_L	PLL2 common lane	0x2200	0x2	PHY Base + 0x200			
DKL_PLL_DIV1_L	PLL2 common lane	0x2204	0x2	PHY Base + 0x204			
DKL_PLL_LF_L	PLL2 common lane	0x2208	0x2	PHY Base + 0x208			
DKL_SSC_L	PLL2 common lane	0x2210	0x2	PHY Base + 0x210			
DKL_BIAS_L	PLL2 common lane	0x2214	0x2	PHY Base + 0x214			
DKL_TDC_COLDST_BIAS	PLL2 common lane	0x2218	0x2	PHY Base + 0x218			
DKL_PLL_FRACK_LOCK_L	PLL2 common lane	0x220C	0x2	PHY Base + 0x20C			
DKL_DFX_DPSO_L	PLL2 common lane	0x222C	0x2	PHY Base + 0x22C			
DKL_CNTR_BIST	PLL2 common lane	0x2244	0x2	PHY Base + 0x244			
DKL_ANA_BONUS	PLL2 common lane	0x224C	0x2	PHY Base + 0x24C			
DKL_REFCLKIN_CTL	CMN_ANA	0x212C	0x2	PHY Base + 0x12C			
DKL_CLKTOP22_HSCLKCTL	CMN_ANA	0x20D4	0x2	PHY Base + 0x0D4			
DKL_CLKTOP2_CORECLKCTL1	CMN_ANA	0x20D8	0x2	PHY Base + 0x0D8			
DKL_CMN_ANA_DW28	CMN_ANA	0x2130	0x2	PHY Base + 0x130			
DKL_CMN_UC_DW27	CMN_UC	0x236C	0x2	PHY Base + 0x36C			
	TX Lane 0	0x02C0	0x0	PHY Base + 0x2C0			
DKL_TX_DPCNTL1	TX Lane 0	0x02C4	0x0	PHY Base + 0x2C4			
DKL_TX_DPCNTL2	TX Lane 0	0x02C8	0x0	PHY Base + 0x2C8			
DKL_TX_FW_CALIB	TX Lane 0	0x02F8	0x0	PHY Base +			



		<b>Register Name</b>		
				0x2F8
DKL_TX_DW17	TX Lane 0	0x0DC4	0x0	PHY Base + 0xDC4
DKL_TX_DW18	TX Lane 0	0x0DC8	0x0	PHY Base + 0xDC8
	TX Lane 1	0x12C0	0x1	PHY Base + 0x2C0
DKL_TX_DPCNTL1	TX Lane 1	0x12C4	0x1	PHY Base + 0x2C4
DKL_TX_DPCNTL2	TX Lane 1	0x12C8	0x1	PHY Base + 0x2C8
DKL_TX_FW_CALIB	TX Lane 1	0x12F8	0x1	PHY Base + 0x2F8
DKL_TX_DW17	TX Lane 1	0x1DC4	0x1	PHY Base + 0xDC4
DKL_TX_DW18	TX Lane 1	0x1DC8	0x1	PHY Base + 0xDC8
DKL_DP_MODE	ACU Lane 0	0x00A0	0x0	PHY Base + 0x0A0
DKL_DP_MODE	ACU Lane 1	0x10A0	0x1	PHY Base + 0x0A0

## **DDI AUX Channel**

DDI\_AUX\_CTL
DDI\_AUX\_DATA

CUSTOM\_AUX\_CTL
CUSTOM\_AUX\_DATA

[RegisterGroup] DRPO\_INSTANCES
[RegisterGroup] DPR\_INSTANCES



#### **AUX IO Power**

Each DisplayPort Aux channel has an Aux IO Power Request. If an Aux channel will not be used, it does not need to be powered up.

PSR spontaneously sends Aux transactions. If PSR is enabled on a port, then the associated Aux IO must be kept powered up.

For Type-C, Aux IO power use is limited to when the port is owned by the display engine. Refer to Type-C Aux power requirements section under Type-C programming page.

## **AUX IO Power Enabling**

- 1. For combo PHY (non-typeC PHY) Aux channel, the PHY must be initialized.
- 2. Set PWR\_WELL\_CTL\_AUX Aux IO Power Request to 1b.
  - There are two sets of PWR\_WELL\_CTL\_AUX registers for software use. It is expected that BIOS uses PWR\_WELL\_CTL\_AUX1 and driver uses PWR\_WELL\_CTL\_AUX2.
- 3. For combo PHY (non-type C PHY) Aux channel, set Lane Enable Aux to 1b.
- 4. Poll for PWR\_WELL\_CTL\_AUX Aux IO Power State = 1b.
  - Timeout and fail after 10 us.

## **AUX IO Power Disabling**

- 1. For combo PHY (non-type C PHY) Aux channel, clear Lane Enable Aux to 0b.
- 2. Clear PWR\_WELL\_CTL\_AUXAux IO Power Request to 0b.
- 3. Wait for 10us. Do not poll for the power well to disable. Other clients may be keeping it enabled.

# **AUX programming sequence**

A general-purpose AUX functional programming sequence is provided below.



# **AUX Functional Sequence**

Step	Description	Register	Notes
1	Display must already be initialized.		Power well1 enabled cdclk enabled
1a	Aux power enabled		IO powered up as needed for Aux on this project
1b	Power well containing Aux logic powered up	PWR_WELL_CTL	High level power well partitioning shown in display overview diagram
2	Disable PSR1/SRD, PSR2 and GTC if they are enabled on this DDI. Disable DC5 and DC6.	DC_STATE_EN	Power wells will disable automatically for DC5 or DC6. PSR and GTC use Aux spontaneously.
3	Program AUX data registers.	DDI_AUX_DATA_*_[0-4]	
4	Program control to configure AUX and START transaction.	DDI_AUX_CTL_*	Timeout timer value must be at least 600us. To accommodate LT-tunable PHY Repeater AUX delay, AUX Reply Timeout must be programmed to the maximum value.
			Timer values:
			0: 400 us
			1: 600 us
			2: 800 us
			3: 4000 us
			START trigger: DDI_AUX_CTL_*[31]='1'
5	Wait for AUX transaction complete.		AUX Transaction complete interrupt if set OR when DDI_AUX_CTL_*[31:30] = '01'.
6	Check that receive data has no errors	DDI_AUX_CTL_*[25]	If set: write a '1' to clear this bit and skip reading AUX data registers.
7	Read AUX data register	DDI_AUX_DATA_*_[0-4]	Condition: Aux Channel Control Register Send/Busy bit is NOT asserted
8	Clear status flags	DDI_AUX_CTL_*[30]	Transaction done status

There is a field in DDI\_AUX\_CTL that must be programmed for the type C ports to select if the Aux transaction will go to thunderbolt.

# intel

#### **DDI FEC**

Reed-Solomon code Forward Error Correction (FEC) function RS (254, 250), with a symbol size of 10 bits is capable of correcting up to two RS symbol errors per FEC block. Display controller when plugged to an FEC-capable DPRX and anticipates enabling FEC encoding sets the FEC\_READY bit in the FEC\_CONFIGURATION register (DPCD Address 00120h, bit 0) to 1 before initiating link training. Display controller needs to ensure completion of link training before starting FEC encoding. After link training is complete, display controller, if it needs to enable FEC encoding, shall send an FEC\_DECODE\_EN sequence to indicate the start of FEC encoding. This prompts DPRX to enable FEC decoding.

When DSC is enabled, FEC shall also be enabled.

#### **DP Support of FEC**

DP Support
FEC is supported with DP SST and MST transport modes at all lane widths.

#### **eDP Support of FEC**

eDP Support	FEC without PSR	FEC with PSR1	FEC with PSR2
FEC is supported with eDP and all lane widths. PSR restrictions apply.	Yes	Yes	No

# **Global Time Code (GTC)**

#### **Global Time Code**

#### **Top Level GTC**

GTC\_CTL

GTC\_DDA\_M

GTC\_DDA\_N

**GTC\_LIVE** 

**GTC Interrupt Bit Definition** 

GTC\_IMR

GTC\_IIR



#### **DDI Level GTC**

GTC\_PORT\_CTL
GTC\_PORT\_TX\_CURR
GTC\_PORT\_TX\_PREV
GTC\_PORT\_MISC

[RegisterGroup] DRPO\_INSTANCES

[RegisterGroup] DPR\_INSTANCES

#### **GTC Target Frequency Selection**

For GTC top level logic, CDCLK is taken as an input and scaled to a "target frequency" which has a period which is an exact multiple of 0.5ns. This period is also known as the accumulator increment.

Once a target frequency + accumulator increment is selected, an M and N value can be picked and fine-tuned to achieve the scaling from CDCLK to target frequency.

In order for the accumulated GTC Live value to match exactly with the real passage of time, the following must be true:

The target frequency selected must be the CLOSEST possible selection to CDCLK. This corresponds to rounding the accumulator increment to the NEAREST 0.5ns increment with respect to the period of CDCLK.

#### **Example**

	Frequency	Period
Given CDCLK	337.500 MHz	2.96 ns
1st closest target frequency/increment	333.333 MHz	3.00 ns
2nd closest target frequency/increment	400.000 MHz	2.50 ns
3rd closest target frequency/increment	285.714 MHz	3.50 ns
4th closest target frequency/increment	500.000 MHz	2.00 ns

Only using the 1st closest target frequency 333.333MHz / accumulator increment of 3.00 ns will result in the GTC Live Value correctly tracking the real passage of time.

#### **Example Calculation Flow:**

- 1. Find the period of CDCLK -- for 337.5 MHz = 2.96 ns.
- 2. Round to the nearest 0.5 ns -- 3.00 ns (this is your accumulator increment value).
- 3. Find the "target frequency" from the rounded period value of step 2 -- 333.333 MHz is the "target frequency".
- 4. Find the ratio of target frequency / CDCLK = 0.987654321.
- 5. Choose M and N to satisfy M / N = same ratio as step 4.



If the results are not within the 1% error tolerance, multiply the accumulator increment used by 2 (i.e., use 1/2 of the target frequency). Re-select M and N as necessary to achieve the new target frequency as shown in the example below.

#### **Example**

	Frequency	Period	with 2x accumulator increment	New Period
Given CDCLK	652.800 MHz	1.531 ns		
1st closest target frequency/increment	500.000 MHz	1.500 ns	3.000ns	333.333 MHz

#### **Example Calculation Flow:**

- 1. Find the period of CDCLK -- for 652.800 MHz = 1.531 ns.
- 2. Round to the nearest 0.5 ns -- 1.500 ns
- 3. Multiply the above increment by 2 (this 3.00ns is your accumulator increment value).
- 4. Find the "target frequency" from the rounded period value of step 3 -- 333.333 MHz is the "target frequency".
- 5. Find the ratio of target frequency / CDCLK = 333.333 MHz / 652.800 MHz = 0.51062.
- 6. Choose M and N to satisfy M / N =same ratio as step 5.

# **Display Watermark Programming**

#### **Watermark Overview**

The display watermarks are used to control the display engine memory request behavior.

The default settings of the watermark configuration registers will **not** allow the display engine to operate. The watermark values must be properly calculated and programmed in order to enable a display and achieve optimum power and performance. Incorrectly programmed watermark values can result in screen corruption.

The watermarks should be calculated and programmed when any of the watermark calculation inputs change. This includes planes enabling or disabling, plane source format or size changing, etc.

Besides programming the watermark registers, there are other display configuration requirements and registers that must be programmed in order for the display to operate in a low power mode, and there are memory controller configuration requirements which are not documented here.



# **Display11 Watermark Calculations**

The display watermarks are calculated using information from the display configuration and memory latencies. The watermarks must be calculated and programmed before enabling a plane or changing a plane configuration.

YUV 420 planar surface format	Plane source bytes per pixel
NV12	1 Bpp for Y surface and 2 Bpp for UV surface. Watermark values must be calculated and programmed for Y and UV surfaces separately in their watermark registers.
P0xx	2 Bpp for Y surface and 4 Bpp for UV surface. Watermark values must be calculated and programmed for Y and UV surfaces separately in their watermark registers.

The ceiling function rounds any non-integer value up to the next greater integer. Example: ceiling[0.3]=1, ceiling[2.1]=3, ceiling[4.8]=5, ceiling[4]=4

# **Resolutions Requiring Combined Pipes**

For resolutions requiring 2 pipes to be joined together inside display engine, each pipe processes only 1/2 of the image. The pixel rate and horizontal total pixels seen by each pipe is 1/2 of that for the full resolution of the panel.

The excess pixels added for scaling smoothly across the seam between pipes do not impact the watermark.

For example: 7680x4320 CVT1.2 RB1 pixel rate is 2089.75 MHz with horizontal total 7840. That is split across 2 pipes, so each pipe is 3840x4320 with a pixel rate of 1044.875 MHz and horizontal total 3920.

# **Watermark Algorithm**

- 1. Retrieve memory latency values
  - See the Memory Values section to find the memory latency values
  - The memory values do not change after boot, so software may cache them to avoid rereading
- 2. For each enabled pipe (run each time pipe configuration changes)
  - A. Calculate adjusted pipe pixel rate
    - I. Adjusted pipe pixel rate = pixel rate for the screen resolution
      - If there will be dynamic switching between refresh rates, either use the fastest pixel rate, or re-calculate using the current pixel rate when the refresh rate is switched
      - If plane 90 or 270 rotation is enabled, use the rotated width and height in pixel rate calculations.
    - II. If TRANS\_CONF Interlaced Mode == PF-ID, adjusted pipe pixel rate = adjusted pipe pixel rate \* 2

# intel

- III. If pipe scaling enabled, adjusted pipe pixel rate = adjusted pipe pixel rate \* pipe down scale amount
  - See the Scaling section to find the down scale amount
- B. Program WM\_LINETIME Line Time = roundup[8 \* pipe horizontal total pixels / adjusted pipe pixel rate MHz]
- 3. For each enabled plane (run each time pipe or plane configuration changes)
  - A. Calculate adjusted plane pixel rate
    - I. Adjusted plane pixel rate = adjusted pipe pixel rate
    - II. If plane scaling enabled, adjusted plane pixel rate = adjusted plane pixel rate \* plane down scale amount
      - See the Scaling section to find the down scale amount
  - B. For each valid memory latency level

	Minimum Scanlines for Y Tile		
Plane Bytes per pixel	0/180 Rotation	90/270 Rotation	
1	4	16	
2	4	8	
4	4	4	
8	4	N/A	

Plane Memory format	DBuf block size
8 bits per pixel surface format + Yf tiling	256
All other tiling and surface formats	512

- I. Calculate method 1
  - Method 1 = (memory latency microseconds \* adjusted plane pixel rate MHz \* plane source bytes per pixel / DBuf block size) +1
- II. Calculate method 2
  - plane bytes per line = plane source width pixels \* plane source bytes per pixel
  - Calculate plane blocks per line
    - If plane memory format is Linear
      - plane blocks per line = ceiling[plane bytes per line / DBuf block size] + 1
    - Else If plane memory format is Y tile
      - plane blocks per line = ceiling[(Minimum Scanlines for Y tile \* plane bytes per line/ DBuf block size)+1]/Minimum Scanlines for Y tile
    - Else
      - plane blocks per line = ceiling[plane bytes per line / DBuf block size] + 1



- Method 2 = ceiling[(memory latency microseconds \* adjusted plane pixel rate MHz) / Pipe horizontal total number of pixels] \* plane blocks per line
- III. Calculate Y tile minimum
  - Y tile minimum = Minimum Scanlines for Y tile \* plane blocks per line
- IV. Select the watermark result
  - line time microseconds = pipe horizontal total pixels/adjusted plane pixel rate
     MHz
  - If plane memory format is X tile or linear
    - If (((plane source bytes per pixel \* pipe horizontal total number of pixels) /
      DBuf block size) < 1) AND ((plane bytes per line / DBuf block size) < 1) //
      Special case for unrealistically small horizontal total</li>
      - Selected Result Blocks = Method 2
    - Else If ('plane buffer allocation' is known and (plane buffer allocation / plane blocks per line) >=1)
      - Selected Result Blocks = Method 2
    - Else If (memory latency microseconds >= line time microseconds)
      - Selected Result Blocks = Method 2
    - Else
      - Selected Result Blocks = Method 1
  - Else // Y tile
    - Selected Result Blocks = maximum[Method 2, Y tile minimum]
  - If Pipe YUV420 Bypass // PIPE\_MISC YUV420 Enable == Enable and YUV420 Mode == Bypass
    - Selected Result Blocks = maximum[Selected Result Blocks, plane blocks per line] // Minimum is 1 line when using pipe YUV420 bypass
- V. Convert result to blocks and lines
  - Result Blocks = ceiling[Selected Result Blocks] + 1
  - Result Lines = ceiling[Selected Result Blocks / plane blocks per line]
  - If Y Tiling

If 'Result Lines' is multiple of 'Minimum Scanlines for Y tile'

Extra Lines = Minimum Scanlines for Y tile

Else

Extra Lines = (Minimum Scanlines for Y tile \* 2) - (Result Lines % Minimum Scanlines for Y tile)

Minimum Display Buffer allocation Needed = ceiling[(Result Lines + Extra Lines) \* plane blocks per line]

Else



Minimum Display Buffer allocation Needed = ceiling[Result Blocks + (Result Blocks \* 0.1)]

- VI. Compare against the maximum
  - If (Result Blocks >= plane buffer allocation), maximum exceeded for this latency level
  - If (Result Lines > 31), maximum exceeded for this latency level
  - If (Minimum Display Buffer allocation Needed >= plane buffer allocation), maximum exceeded for this latency level
  - or YUV 420 Planar formats, perform the above check for both Y and UV planes.
- 4. For transition watermark
  - A. Calculate transition offset
    - Transition Offset Blocks = Transition minimum + Transition amount
    - See Transition Watermark section for transition minimum and transition amount
  - B. Calculate transition Y tile minimum
    - Transition Y tile minimum = 2 \* memory latency level 0 Y tiled minimum
  - C. Select the watermark result
    - If plane memory format is X tile or linear
      - Result Blocks = Memory latency level 0 Selected Result Blocks + Transition
         Offset Blocks
    - Else // Y tile
      - Result Blocks = maximum[Memory latency level 0 Selected Result Blocks,
         Transition Y tile minimum] + Transition Offset Blocks
  - D. Convert result to blocks.
    - Result Blocks = ceiling[Result Blocks] + 1
  - E. Compare against the maximum
    - If (Result Blocks >= plane buffer allocation), maximum exceeded for transition watermark
    - For YUV 420 Planar formats, perform the above check for both Y and UV planes.
- 5. Program watermark registers
  - A. For each latency level 0 to 7
    - If memory latency for this level is invalid, or the maximum was exceeded for this level or any previous level, program PLANE\_WM\_<latency level> Enable = 0
      - If watermark latency level 0 exceeds the maximum, the plane must not be enabled.
    - Else program PLANE\_WM\_<latency level> Enable = 1, Lines = Result Lines, Blocks = Result Blocks
  - B. For transition watermark



- If the maximum was exceeded for the transition watermark, program PLANE\_WM\_TRANS Enable = 0
- Else program PLANE\_WM\_TRANS Enable = 1, Blocks = Transition Result Blocks
  - The transition watermark Lines value is ignored by hardware
- C. Write the plane surface base address register to trigger update of the watermarks and other plane double buffered registers. This should be done only after all plane configuration is configured to match the new watermark values.

#### **Transition Watermark**

The transition watermark is used for Isochronous Priority Control (IPC). When IPC is enabled (ARB\_CTL2 Enable IPC), plane read requests are sent at high priority until filling above the transition watermark, then the requests are sent at lower priority until dropping below the level 0 watermark. The lower priority requests allow other memory clients to have better memory access. If the transition watermark is not enabled, the plane behaves as if the transition watermark was programmed to the top of the plane buffer allocation. When IPC is disabled, all plane read requests are sent at high priority. It is allowed for one of a pair of planes supporting YUV420 together to have transition watermark disabled while the other plane has it enabled.

The transition watermark is programmed as a tunable amount above the level 0 watermark. Tuning to higher values will tend to cause longer periods of high priority reads followed by longer periods of lower priority reads. Tuning to lower values will tend to cause shorter periods of high and lower priority reads. The exact behavior depends on the memory bandwidth, display bandwidth, and other memory traffic in the system.

The transition watermark has a minimum value to ensure the demote does not happen before enough data has been read to meet the level 0 watermark requirements.

**Transition Minimum:** 4 Blocks

# **Scaling**

A scaler (pipe or plane scaler) is down scaling when it is enabled and the scaler input size is greater than the scaler output size.

Down scaling effectively increases the pixel rate. Up scaling does not reduce the pixel rate.

For plane scaling, the scaler input size is the plane size and the output size is the scaler window size.

For pipe scaling, the scaler input size is the pipe source size and the output size is the scaler window size.

Horizontal down scale amount = maximum[1, Horizontal source size / Horizontal destination size]

Vertical down scale amount = maximum[1, Vertical source size / Vertical destination size]

Total down scale amount = Horizontal down scale amount \* Vertical down scale amount



# **System Agent Geyserville (SAGV) Interaction With Watermarks**

SAGV dynamically adjusts the system agent voltage and clock frequencies depending on power and performance requirements. The display engine access to system memory is blocked outside of display engine, with a PM handshake, during the adjustment time.

SAGV defaults to enabled. Software must use the GT-driver pcode mailbox to disable SAGV when the display engine is not able to tolerate the blocking time.

See the Memory Values section to find the SAGV block time.

**Requirement before plane enabling or configuration change**: Disable SAGV (sequence below) if any enabled plane will not be able to enable watermarks for memory latency >= SAGV block time, or any transcoder is interlaced. Else, enable SAGV.

A simplified, but not power and performance optimal solution: If software ensures single pipe configurations always have enough data buffer allocation to tolerate SAGV, it can then simply disable SAGV anytime multiple display pipes are enabled or interlace is enabled, and re-enable SAGV when switching back to a single, non-interlaced pipe.

To disable SAGV, follow the SAGV Point Selection Runtime flow to mask off all but the one QGV point that supplies the highest bandwidth for display.

To enable SAGV, follow the SAGV Point Selection Runtime flow to unmask all of the QGV points that supply enough bandwidth for the display configuration.

# **Examples**

# **Example pixel rate adjustments:**

Pixel rate for screen resolution is 130 MHz. No interlacing. Pipe scale 1920x1080 pipe source size to 1714x1120 scaler window size. Plane scale 1920x1080 plane size to 800x600 scaler window size.

Pipe horizontal down scale amount = maximum[1, 1920 / 1714] = 1.12

Pipe vertical down scale amount = maximum[1, 1080 / 1120] = 1 // Max condition was hit

Pipe total down scale amount = 1.12 \* 1 = 1.12

#### Adjusted pipe pixel rate = 130 MHz \* 1.12 = 145.6 MHz

Plane horizontal down scale amount = maximum[1, 1920 / 800] = 2.4

Plane vertical down scale amount = maximum[1, 1080 / 600] = 1.8

Plane total down scale amount = 2.4 \* 1.8 = 4.32

Adjusted plane pixel rate = 145.6 MHz \* 4.32 = 628.99 MHz



## **Example method, block, and line calculations:**

Plane source 4 Bpp, Plane X tile, Plane source width 1920 pixels, Horizontal total 2200 pixels, Adjusted plane pixel rate 148.5 MHz, memory latency 7.5 us

Method 1 = 148.5 MHz \* 4 Bpp \* 7.5 us / 512 = 8.7 blocks

Plane bytes per line = 1920 pixels \* 4 Bpp = 7680 Bytes/line

Plane blocks per lines = ceiling[7680 / 512] = 15 blocks

Method 2 = ceiling[(7.5 us \* 148.5 MHz) / 2200 pixels] \* 15 blocks = 15 blocks

Y tile minimum = 4 \* 15 blocks = 60 blocks

Result Blocks = minimum[8.7 blocks, 15 blocks] = 8.7 blocks // X tile so does not use Y tile minimum

Result Blocks = ceiling[8.7 blocks] + 1 block = 10 blocks

Result Lines = ceiling[8.7 blocks / 15] = 1 lines

# **Memory Values**

#### **Retrieve Memory Latency Data**

- 1. Ensure any previous GT Driver Mailbox transaction is complete.
- 2. Write GT Driver Mailbox Data0=0x0000\_0000 (first set of latency values) and GT Driver Mailbox Data1=0x0000\_0000
- Write GT Driver Mailbox Interface Run/Busy=1, Address Control=All 0s, Command/Error Code=06h
- 4. Poll GT Driver Mailbox Interface for Run/Busy indication=0b and Command/Error Code=00h (success)
  - Timeout after 100 us and do not enable display planes.
- 5. Read GT Driver Mailbox Data0 for the first set of memory latency values
- 6. Write GT Driver Mailbox Data0=0x0000\_0001 (second set of latency values) and GT Driver Mailbox Data1=0x0000\_0000
- 7. Write GT Driver Mailbox Interface Run/Busy=1, Address Control=All 0s, Command/Error Code=06h
- 8. Poll GT Driver Mailbox Interface for Run/Busy indication=0b and Command/Error Code=00h (success)
  - Timeout after 100 us and do not enable display planes.
- 9. Read GT Driver Mailbox Data0 for the second set of memory latency values



# **Memory Latency Data Definition**

First Set		
<b>Data0 Bit</b>	Name	Description
31:24	Level 3	Number of microseconds for level 3.
23:16	Level 2	Number of microseconds for level 2.
15:8	Level 1	Number of microseconds for level 1.
7:0	Level 0	Number of microseconds for level 0.

Second Set			
Data0 Bit	Name	Description	
31:24	Level 7	Number of microseconds for level 7.	
23:16	Level 6	Number of microseconds for level 6.	
15:8	Level 5	Number of microseconds for level 5.	
7:0	Level 4	Number of microseconds for level 4.	

If level 1 or any higher level has a value of 0x00, that level and any higher levels are unused and invalid, so the associated watermark registers must not be enabled.

It is allowed to have the same value in adjacent levels.

Programming Note		
Context: Display Watermark Programming		
The mailbox response data may not account for memory read latency. If the mailbox response data for level 0 is		

The mailbox response data may not account for memory read latency. If the mailbox response data for level 0 is 0 ous, add 2 microseconds to the result for each valid level.

# **Level 0 Adjustment for 16Gb DIMMs**

Memory with 16Gb DIMMs require an increase in level 0.

Read the memory configuration for both channels

- MCHBAR + 0x500C MCDECS\_CR\_MAD\_DIMM\_CH0
- MCHBAR + 0x5010 MCDECS\_CR\_MAD\_DIMM\_CH1

For each populated DIMM (DIMM\_\*\_SIZE is non-zero, up to two DIMMs per channel):

Get D\*W and D\*NOR for this DIMM (width and number of ranks)

```
If (Ranks == 1) && (Width == 8) && (DIMM_Size == 16GB): Found16Gb = TRUE
```

If (Ranks == 2) && (Width == 8) && (DIMM\_Size == 32GB): Found16Gb = TRUE

If (Ranks == 1) && (Width == 16) && (DIMM\_Size == 8GB): Found16Gb = TRUE

If (Ranks == 2) && (Width == 16) && (DIMM\_Size == 16GB): Found16Gb = TRUE



If any DIMM is 16Gb, increase the latency for level 0 by an additional 1 microsecond. The actual latency increase is 0.4 microseconds, but some drivers may calculate watermarks with 1 microsecond granularity, so 1 microsecond is specified for consistency across all drivers.

# **SAGV Block Time**

**SAGV Block Time** 

10 us